поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA333BW датащи(PDF) 27 Page - STMicroelectronics

номер детали STA333BW
подробное описание детали  2.1-channel 40-watt high-efficiency digital audio system Sound Terminal®
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA333BW датащи(HTML) 27 Page - STMicroelectronics

Back Button STA333BW Datasheet HTML 23Page - STMicroelectronics STA333BW Datasheet HTML 24Page - STMicroelectronics STA333BW Datasheet HTML 25Page - STMicroelectronics STA333BW Datasheet HTML 26Page - STMicroelectronics STA333BW Datasheet HTML 27Page - STMicroelectronics STA333BW Datasheet HTML 28Page - STMicroelectronics STA333BW Datasheet HTML 29Page - STMicroelectronics STA333BW Datasheet HTML 30Page - STMicroelectronics STA333BW Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 67 page
background image
STA333BW
Register description
Doc ID 13773 Rev 3
27/67
To make the STA333BW work properly, the serial audio interface LRCKI clock must be
synchronous to the PLL output clock. It means that:
N-4< = (frequency of PLL clock) / (frequency of LRCKI) = < N+4 cycles,
where N depends on the settings in Table 12 on page 23
the PLL must be locked.
If these two conditions are not met, and IDE bit (register 0x05, bit 2) is set to 1, the
STA333BW immediately mutes the I2S PCM data out (provided to the processing block) and
it freezes any active processing task.
Clock desynchronization can happen during STA333BW operation because of source
switching or TV channel change. To avoid audio side effects, like click or pop noise, it is
strongly recommended to complete the following actions:
1.
soft volume change
2.
I2C read / write instructions
while the serial audio interface and the internal PLL are still synchronous.
Delay serial clock enable
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
Channel Input Mapping registers. This allows for flexibility in processing. The default
settings of these registers maps each I2S input channel to its corresponding processing
channel.
6.1.3
Configuration register C (addr 0x02)
FFX power output mode
The FFX power output mode selects how the FFX output timing is configured.
Table 20.
Delay serial clock enable
Bit
R/W
RST
Name
Description
5
R/W
0
DSCKE
0: no serial clock delay
1: serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 21.
Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0
C1IM
0: processing channel 1 receives left I2S Input
1: processing channel 1 receives right I2S Input
7R/W
1
C2IM
0: processing channel 2 receives left I2S Input
1: processing channel 2 receives right I2S Input
D7
D6
D5
D4
D3
D2
D1
D0
OCRB
Reserved
CSZ3
CSZ2
CSZ1
CSZ0
OM1
OM0
10
01
011
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com