CXA3512R datasheet(7/24 Pages) SONY

7 / 24 page

– 7 –

CXA3512R

DLYCTR

3 to 5V

Dot clock phase adjustment.

The CLKOUT phase relative to

MCLK can be changed by the

voltage of this pin.

Connection to the CXA2111R

DLY_CNT output allows digital

control using the I2C register of the

CXA2111R.

VDD

10k

VDD

CLKOUT

CLKOUTX

VDD – 0.3V

to VDD

Phase-adjusted dot clock outputs.

VDD

150

VDD

CLKIN

CLKINX

VDD – 0.3V

to VDD

Dot clock inputs for timing

generation.

Connect the CLKOUT (CLKOUTX)

pin.

When not using the CLK phase

adjustment function, the dot clock

can also be input directly to these

pins by PECL differential input.

VDD

145

100

VDD VDD

F/H_CNT

High:

≥ 2.5V

Low:

≤ 0.8V

OPEN High

SHOUT output timing selection.

High: SHOUT 1 to 3 and SHOUT 4

to 6 are output at different timing.

Low: SHOUT 1 to 6 are output at the

same timing.

VDD

40k

20k

VDD

100k

VDD

PGND

PVCC

VCC

VDD

DGND

GND

15.5V

GND

Power GND.

Power VCC.

Connect directly to VCC.

15V power supply.

5V power supply.

Digital GND.

8, 9,

24, 25,

40, 41,

56, 57

GND

Analog GND.

3, 4,

7, 12,

15, 18,

20, 22,

27, 29,

31, 43,

48, 61

No connection.

Not connected to anything.

No.

Symbol

I/O

Standard

voltage level

Equivalent circuit

Description

CXA3512R датащи(PDF) 7 Page - Sony Corporation

CXA3512R датащи(HTML) 7 Page - Sony Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL