| поискавой системы для электроныых деталей |
|
CS8361 датащи(PDF) 4 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
CS8361 датащи(HTML) 4 Page - ON Semiconductor |
|
4 / 8 page ![]() CS8361 http://onsemi.com 4 PACKAGE PIN DESCRIPTION PACKAGE PIN # D2PAK, 7 Pin SO−16L PIN SYMBOL FUNCTION 1 16 VSTBY Standby output voltage delivering 100 mA. 2 1 VIN Input voltage. 3 3 VTRK Tracking output voltage controlled by ENABLE delivering 250 mA. 4 4, 5, 12, 13 GND Reference ground connection. 5 6 Adj Resistor divider from VTRK to Adj. Sets the output voltage on VTRK. If tied to VTRK, VTRK will track VSTBY. 6 8 ENABLE Provides on/off control of the tracking output, active LOW. 7 9 RESET CMOS compatible output lead that goes low whenever VSTBY falls out of regulation. 2, 7, 10, 11, 14, 15 NC No connection. CIRCUIT DESCRIPTION ENABLE Function The ENABLE function switches the output transistor for VTRK on and off. When the ENABLE lead voltage exceeds 1.4 V (Typ), VTRK turns off. This input has several hundred millivolts of hysteresis to prevent spurious output activity during power−up or power−down. RESET Function The RESET is an open collector NPN transistor, controlled by a low voltage detection circuit sensing the VSTBY (5.0 V) output voltage. This circuit guarantees the RESET output stays below 1.0 V (0.1 V Typ) when VSTBY is as low as 1.0 V to ensure reliable operation of microprocessor− based systems. VTRK Output Voltage This output uses the same type of output device as VSTBY, but is rated for 250 mA. The output is configured as a tracking regulator of the standby output. By using the standby output as a voltage reference, giving the user an external programming lead (Adj lead), output voltages from 5.0 V to 20 V are easily realized. The programming is done with a simple resistor divider (Figure 2), and following the formula: VTRK + VSTBY (1 ) R1 R2) ) IAdj R1 If another 5.0 V output is needed, simply connect the Adj lead to the VTRK output lead. C1* 0.1 mF GND CS8361 MCU B+ VIN VTRK Adj ENABLE RESET VSTBY R3 VDD C2** 10 mF ESR < 8.0 W 5.0 V, 100 mA RESET I/O R2 R1 C3** 10 mF ESR < 8.0 W SW 8.0 V, 250 mA GND VTRK ∼ VSTBY(1 + R1/R2) For VTRK ∼ 8.0 V, R1/R2 ∼ 0.6 *C1 is required if regulator is located far from power supply filter. **C2 and C3 are required for stability. Figure 2. Test and Application Circuit, 5.0 V, 8.0 V Regulator |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |