| поискавой системы для электроныых деталей |
|
RM48L930 датащи(PDF) 49 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
RM48L930 датащи(HTML) 49 Page - Texas Instruments |
|
49 / 147 page ![]() 3.3 V V CCIOPORH 1.2 V V CCPORH V CCIOPORL V (1.2 V) V / V (3.3 V) CC CCIO CCP nPORRST 8 6 6 7 7 9 3 V CCPORL V IL(PORRST) V / V CCIO CCP V CC V CCPORL V IL(PORRST) V IL V IL V IL V CCIOPORH V CCPORH V CCIOPORL NOTE: There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage; this is just an exemplary drawing. RM48L930 RM48L730 RM48L530 www.ti.com SPNS176 – SEPTEMBER 2011 4.3.2 Power-Down Sequence The different supplies to the device can be powered down in any order. 4.3.3 Power-On Reset: nPORRST This is the power-on reset. This reset must be asserted by an external circuitry whenever the I/O or core supplies are outside the specified recommended range. This signal has a glitch filter on it. It also has an internal pulldown. 4.3.3.1 nPORRST Electrical and Timing Requirements Table 4-4. Electrical Requirements for nPORRST NO Parameter MIN MAX Unit VCCPORL VCC low supply level when nPORRST must be active during 0.5 V power-up VCCPORH VCC high supply level when nPORRST must remain active during 1.14 V power-up and become active during power down VCCIOPORL VCCIO / VCCP low supply level when nPORRST must be active during 1.1 V power-up VCCIOPORH VCCIO / VCCP high supply level when nPORRST must remain active 3.0 V during power-up and become active during power down VIL(PORRST) Low-level input voltage of nPORRST VCCIO > 2.5V 0.2 * VCCIO V Low-level input voltage of nPORRST VCCIO < 2.5V 0.5 V 3 tsu(PORRST) Setup time, nPORRST active before VCCIO and VCCP > VCCIOPORL 0 ms during power-up 6 th(PORRST) Hold time, nPORRST active after VCC > VCCPORH 1 ms 7 tsu(PORRST) Setup time, nPORRST active before VCC < VCCPORH during power 2 µs down 8 th(PORRST) Hold time, nPORRST active after VCCIO and VCCP > VCCIOPORH 1 ms 9 th(PORRST) Hold time, nPORRST active after VCC < VCCPORL 0 ms tf(nPORRST) 500 2000 ns Filter time nPORRST pin; pulses less than MIN will be filtered out, pulses greater than MAX will generate a reset. Figure 4-1. nPORRST Timing Diagram Copyright © 2011, Texas Instruments Incorporated System Information and Electrical Specifications 49 Submit Documentation Feedback focus.ti.com: RM48L930 RM48L730 RM48L530 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |