MSP430F6433IPZ datasheet(13/106 Pages) TI1

13 / 106 page

Program Counter

PC/R0

Stack Pointer

SP/R1

Status Register

SR/CG1/R2

Constant Generator

CG2/R3

General-Purpose Register

R10

General-Purpose Register

R11

General-Purpose Register

R12

General-Purpose Register

R13

General-Purpose Register

R15

General-Purpose Register

R14

MSP430F643x

www.ti.com

SLAS720B – AUGUST 2010 – REVISED AUGUST 2012

SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture

that is highly transparent to the application. All

operations, other than program-flow instructions, are

performed as register operations in conjunction with

seven addressing modes for source operand and four

addressing modes for destination operand.

The CPU is integrated with 16 registers that provide

reduced instruction execution time. The register-to-

CPU clock.

Four of the registers, R0 to R3, are dedicated as

program counter, stack pointer, status register, and

constant

generator,

respectively.

The

remaining

registers are general-purpose registers.

Peripherals are connected to the CPU using data,

address, and control buses, and can be handled with

all instructions.

Instruction Set

The instruction set consists of the original 51

instructions with three formats and seven address

modes and additional instructions for the expanded

address range. Each instruction can operate on word

and byte data. Table 4 shows examples of the three

types of instruction formats; Table 5 shows the

address modes.

Table 4. Instruction Word Formats

INSTRUCTION WORD FORMAT

EXAMPLE

OPERATION

Dual operands, source-destination

ADD

R4,R5

R4 + R5

→ R5

Single operands, destination only

CALL

→ (TOS), R8 → PC

Relative jump, un/conditional

JNE

Jump-on-equal bit = 0

Table 5. Address Mode Descriptions

ADDRESS MODE

S(1)

D(1)

SYNTAX

EXAMPLE

OPERATION

MOV Rs,Rd

MOV R10,R11

R10

→ R11

Indexed

MOV X(Rn),Y(Rm)

MOV 2(R5),6(R6)

M(2+R5)

→ M(6+R6)

Symbolic (PC relative)

MOV EDE,TONI

M(EDE)

→ M(TONI)

Absolute

MOV &MEM, &TCDAT

M(MEM)

→ M(TCDAT)

Indirect

MOV @Rn,Y(Rm)

MOV @R10,Tab(R6)

M(R10)

→ M(Tab+R6)

M(R10)

→ R11

Indirect auto-increment

MOV @Rn+,Rm

MOV @R10+,R11

R10 + 2

→ R10

Immediate

MOV #X,TONI

MOV #45,TONI

#45

→ M(TONI)

(1)

S = source, D = destination

MSP430F6433IPZ датащи(PDF) 13 Page - Texas Instruments

MSP430F6433IPZ датащи(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL