SL74HCT74 datasheet(4/5 Pages) SLS

номер детали	SL74HCT74

подробное описание детали	Dual D Flip-Flop with Set and Reset(High-Performance Silicon-Gate CMOS)

PDF	5 Pages

Scroll/Zoom	100%

производитель	SLS [System Logic Semiconductor]

домашняя страница	http://www.slsemicon.co.kr/e_index.htm

Logo

4 / 5 page

SL74HCT74

System Logic

Semiconductor

SLS

AC ELECTRICAL CHARACTERISTICS(V

CC =5.0 V

±10%,C

L=50pF,Input t r=tf=6.0 ns)

Guaranteed Limit

Symbol

Parameter

°C

-55

°C

≤85°C

≤125°C

Unit

fmax

Maximum Clock Frequency (50% Duty Cycle)

(Figures 1 and 4)

MHz

tPLH, tPHL

Maximum Propagation Delay, Clock to Q or Q

(Figures 1 and 4)

tPLH, tPHL

Maximum Propagation Delay, Set or Reset to Q or Q

(Figures 2 and 4)

tTLH, tTHL

Maximum Output Transition Time, Any Output

(Figures 1 and 4)

CIN

Maximum Input Capacitance

Power Dissipation Capacitance (Per Enabled

Output)

Typical @25

°C,V

CC=5.0 V

CPD

Used to determine the no-load dynamic power

consumption:

PD=CPDVCC

2f+I

CCVCC

130

TIMING REQUIREMENTS(V

CC =5.0 V

±10%,C

L=50pF,Input t r=tf=6.0 ns)

Guaranteed Limit

Symbol

Parameter

°C to-55°C

≤85°C

≤125°C

Unit

tsu

Minimum Setup Time, Data to Clock

(Figure 3)

Minimum Hold Time, Clock to Data

(Figure 3)

trec

Minimum Recovery Time, Set or Reset

Inactive to Clock (Figure 2)

Minimum Pulse Width, Clock (Figure

Minimum Pulse Width, Set or Reset

(Figure 2)

tr, tf

Maximum Input Rise and Fall Times

(Figure 1)

500

SL74HCT74 датащи(PDF) 4 Page - System Logic Semiconductor

SL74HCT74 датащи(HTML) 4 Page - System Logic Semiconductor

Html Pages

1 2 3 4 5

датащи скачать

ссылки URL