SL74HCT573

System Logic

Semiconductor

SLS

Octal 3-State Noninverting Transparent Latch

High-Performance Silicon-Gate CMOS

The SL74HCT573 is identical in pinout to the LS/ALS573. This

device may be used as a level converter for interfacing TTL or NMOS

outputs to High-Speed CMOS inputs.

These latches appear transparent to data (i.e., the outputs change

asynchronously) when Latch Enable is high. When Latch Enable goes

low, data meeting the setup and hold time becomes latched.

The Output Enable input does not affect the state of the latches,

but when Output Enable is high, all device outputs are forced to the

high-impedance state. Thus, data may be latched even when the

outputs are not enabled.

• TTL/NMOS-Compatible Input Levels

• Outputs Directly Interface to CMOS, NMOS, and TTL

• Operating Voltage Range: 4.5 to 5.5 V

• Low Input Current: 1.0 µA

ORDERING INFORMATION

SL74HCT573N Plastic

SL74HCT573D SOIC

° to 125° C for all packages

LOGIC DIAGRAM

PIN 10 = GND

PIN ASSIGNMENT

FUNCTION TABLE

Inputs

Output

Output

Enable

Latch

Enable

D

Q

L

H

H

H

L

H

L

L

L

L

X

no change

H

X

X

Z

X = don’t care

Z = high impedance