LTM9002 datasheet(18/32 Pages) LINER

18 / 32 page

LTC2159

2159f

Encode Input

The signal quality of the encode inputs strongly affects

the A/D noise performance. The encode inputs should

be treated as analog signals—do not route them next to

digital traces on the circuit board. There are two modes

of operation for the encode inputs: the differential encode

mode (Figure 10), and the single-ended encode mode

(Figure 11).

applicaTions inForMaTion

Figure 12. Sinusoidal Encode Drive

Figure 13. PECL or LVDS Encode Drive

encode input. ENC+ can be taken above VDD (up to 3.6V)

enabling 1.8V to 3.3V CMOS logic levels to be used. The

ENC+ threshold is 0.9V. For good jitter performance ENC+

should have fast rise and fall times.

If the encode signal is turned off or drops below approxi-

mately 500kHz, the A/D enters nap mode.

Clock Duty Cycle Stabilizer

For good performance the encode signal should have a

50% (±10%) duty cycle. If the optional clock duty cycle

stabilizer circuit is enabled, the encode duty cycle can

vary from 10% to 90% and the duty cycle stabilizer will

maintain a constant 50% internal duty cycle. If the encode

signal changes frequency, the duty cycle stabilizer circuit

requires one hundred clock cycles to lock onto the input

clock. The duty cycle stabilizer is enabled by mode control

programming mode).

Forapplicationswherethesamplerateneedstobechanged

quickly, the clock duty cycle stabilizer can be disabled. If

the duty cycle stabilizer is disabled, care should be taken

tomakethesamplingclockhavea50%(±10%)dutycycle.

The duty cycle stabilizer should not be used below 5Msps.

Figure 10. Equivalent Encode Input

Circuit for Differential Encode Mode

Figure 11. Equivalent Encode Input

Circuit for Single-Ended Encode Mode.

The differential encode mode is recommended for sinu-

soidal, PECL, or LVDS encode inputs (Figures 12, 13).

The encode inputs are internally biased to 1.2V through

10kΩ equivalent resistance. The encode inputs can be

taken above VDD (up to 3.6V), and the common mode

range is from 1.1V to 1.6V. In the differential encode

mode, ENC– should stay at least 200mV above ground to

avoid falsely triggering the single-ended encode mode.

For good jitter performance ENC+ and ENC– should have

fast rise and fall times.

The single ended encode mode should be used with

CMOS encode inputs. To select this mode, ENC– is con-

nected to ground and ENC+ is driven with a square wave

VDD

LTC2159

2159 F10

ENC–

ENC+

15k

VDD

DIFFERENTIAL

COMPARATOR

30k

ENC+

ENC–

2159 F11

1.8V TO 3.3V

LTC2159

CMOS LOGIC

BUFFER

50Ω

100Ω

0.1µF

T1 = MA/COM ETC1-1-13

RESISTORS AND CAPACITORS

ARE 0402 PACKAGE SIZE

50Ω

LTC2159

2159 F12

ENC–

ENC+

ENC–

PECL OR

LVDS

CLOCK

0.1µF

2159 F13

LTC2159

LTM9002 датащи(PDF) 18 Page - Linear Technology

LTM9002 датащи(HTML) 18 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL