| поискавой системы для электроныых деталей |
|
LTC2188 датащи(PDF) 21 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2188 датащи(HTML) 21 Page - Linear Technology |
|
21 / 36 page ![]() 21 2188f LTC2188 applicaTions inForMaTion VREF REFH REFH SENSE C1 TIE TO VDD FOR 2V RANGE; TIE TO GND FOR 1V RANGE; RANGE = 1.6 • VSENSE FOR 0.625V < VSENSE < 1.300V 1.25V REFL REFL INTERNAL ADC HIGH REFERENCE BUFFER 2188 F08a LTC2188 5 0.8x DIFF AMP INTERNAL ADC LOW REFERENCE C1: 2.2µF LOW INDUCTANCE INTERDIGITATED CAPACITOR TDK CLLE1AX7S0G225M MURATA LLA219C70G225M AVX W2L14Z225M OR EQUIVALENT 1.25V BANDGAP REFERENCE 0.625V RANGE DETECT AND CONTROL 2.2µF C2 0.1µF C3 0.1µF + + – – – – + + Figure 8a. Reference Circuit SENSE 1.25V EXTERNAL REFERENCE 2.2µF 1µF VREF 2188 F09 LTC2188 Figure 9. Using an External 1.25V Reference REFH REFH REFL REFL 2188 F08b LTC2188 CAPACITORS ARE 0402 PACKAGE SIZE C3 0.1µF C1 2.2µF C2 0.1µF Figure 8b. Alternative REFH/REFL Bypass Circuit Figure 8c. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8a Alternatively C1 can be replaced by a standard 2.2µF capacitor between REFH and REFL (see Figure 8b). The capacitors should be as close to the pins as possible (not on the back side of the circuit board). Figure 8c and Figure 8d show the recommended circuit board layout for the REFH/REFL bypass capacitors. Note that in Figure 8c, every pin of the interdigitated capacitor (C1)isconnectedsincethepinsarenotinternallyconnected in some vendors’ capacitors. In Figure 8d the REFH and Figure 8d. Recommended Layout for the REFH/REFL Bypass Circuit in Figure 8b Encode Inputs The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals – do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11). The differential encode mode is recommended for si- nusoidal, PECL, or LVDS encode inputs (Figure 12 and Figure 13). The encode inputs are internally biased to 1.2V through 10kΩ equivalent resistance. The encode inputs can be taken above VDD (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode REFL pins are connected by short jumpers in an internal layer. To minimize the inductance of these jumpers they can be placed in a small hole in the GND plane on the second board layer. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |