| поискавой системы для электроныых деталей |
|
AS1160 датащи(PDF) 18 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS1160 датащи(HTML) 18 Page - ams AG |
|
18 / 29 page ![]() www.austriamicrosystems.com/Interfaces-LVDS/AS1160_61 Revision 1.01 18 - 29 AS1160/AS1161 Datasheet - Ti m i n g D i a g r a m s Figure 32. Definition of Deterministic Jitter (tDJIT) Figure 33. Receiver Bus LVDS Input Skew Margin Where: tSW is the setup and hold time (internal data sampling window). tDJIT is the serializer output bit position jitter as a result of jitter on TCLK. tRNM is the receiver noise time margin. Figure 34. Data Transfer Mode, VOD Diagram (VOD = DO+ - DO-) tDJIT(p-p) 0 Differential (DO+) - (DO-) Waveform Superimposed ICC Pattern Trigger tRNM 1.2V RI- RI+ VTH VTL 1.0V tSW Ideal Sampling Position tDJIT tRNM tDJIT AS1160 TCLK DIN0:9 DO- DO+ RLOAD Parallel to Serial 10 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |