AD5780 datasheet(25/32 Pages) AD

25 / 32 page

Data Sheet

AD5760

Rev. B | Page 25 of 32

AD5760 FEATURES

POWER-ON TO 0 V

The AD5760 contains a power-on reset circuit that, as well as

resetting all registers to their default values, controls the output

voltage during power-up. Upon power-on, the DAC is placed in

tristate (its reference inputs are disconnected), and its output is

clamped to AGND through a ~6 kΩ resistor. The DAC remains

in this state until programmed otherwise via the control register.

This is a useful feature in applications where it is important to

know the state of the DAC output while it is in the process of

powering up.

CONFIGURING THE AD5760

After power-on, the AD5760 must be configured to put it into

normal operating mode before programming the output. To

do this, the control register must be programmed. The DAC

is removed from tristate by clearing the DACTRI bit, and the

output clamp is removed by clearing the OPGND bit. At this

point, the output goes to VREFN unless an alternative value is

first programmed to the DAC register.

DAC OUTPUT STATE

The DAC output can be placed in one of three states, controlled

by the DACTRI and OPGND bits of the control register, as

shown in Table 15.

Table 15. Output State Truth Table

DACTRI

OPGND

Output State

Normal operating mode.

Output is clamped via ~6 kΩ to AGND.

Output is in tristate.

Output is clamped via ~6 kΩ to AGND.

OUTPUT AMPLIFIER CONFIGURATION

There are a number of different ways that an output amplifier

can be connected to the AD5760, depending on the voltage

references applied and the desired output voltage span.

Unity-Gain Configuration

Figure 52 shows an output amplifier configured for unity gain.

In this configuration, the output spans from VREFN to VREFP.

6.8kΩ 6.8kΩ

RFB

VREFP

RFB

INV

VOUT

16-BIT

DAC

VREFN

AD5760

AD8675

ADA4898-1

ADA4004-1

Figure 52. Output Amplifier in Unity-Gain Configuration

A second unity-gain configuration for the output amplifier is

one that removes an offset from the input bias currents of the

amplifier. It does this by inserting a resistance in the feedback

path of the amplifier that is equal to the output resistance of the

DAC. The DAC output resistance is 3.4 kΩ. By connecting R1

and RFB in parallel, a resistance equal to the DAC resistance is

available on chip. Because the resistors are all on one piece of

silicon, they are temperature coefficient matched. To enable this

mode of operation, the RBUF bit of the control register must be

set to Logic 1. Figure 53 shows how the output amplifier is

connected to the AD5760. In this configuration, the output

amplifier is in unity gain, and the output spans from VREFN to

VREFP. This unity-gain configuration allows a capacitor to be

placed in the amplifier feedback path to improve dynamic

performance.

VREFP

RFB

INV

VOUT

10pF

16-BIT

DAC

VREFN = 0V

AD5760

AD8675

ADA4898-1

ADA4004-1

RFB

6.8kΩ

Figure 53. Output Amplifier in Unity-Gain with Amplifier Input Bias Current

Compensation

AD5780 датащи(PDF) 25 Page - Analog Devices

AD5780 датащи(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL