| поискавой системы для электроныых деталей |
|
DG9232 датащи(PDF) 6 Page - Vishay Siliconix |
|
|
|||||||||||||||||||||||||||||
DG9232 датащи(HTML) 6 Page - Vishay Siliconix |
|
6 / 12 page ![]() www.vishay.com 6 Document Number: 70837 S11-0984–Rev. F, 23-May-11 Vishay Siliconix DG9232, DG9233 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 TEST CIRCUITS Figure 1. Switching Time Switch Input CL (includes fixture and stray capacitance) V+ IN NO or NC CL 35 pF COM Logic Input RL 300 W VOUT GND V+ 50 % 0 V 0 V Logic Input Switch Output tON tOFF Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense. 0 V Switch Output V OUT =VCOM R L R L +RON + 3 V 0.9 x VOUT tr < 20 ns tf < 20 ns Figure 2. Break-Before-Make Interval CL (includes fixture and stray capacitance) NO or NC V1 NO or NC V2 0 V 3 V 0 V Logic Input Switch Output VO VNC = VNO tr < 5 ns tf < 5 ns 90 % tD tD COM1 V+ GND V+ CL 35 pF RL 300 W COM2 Figure 3. Charge Injection Off On On IN V OUT VOUT Q = VOUT x CL CL COM Rgen VOUT NC or NO 3 V IN Vgen GND V+ V+ IN depends on switch configuration: input polarity determined by sense of switch. + |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |