поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LSM303DLMTR датащи(PDF) 33 Page - STMicroelectronics

номер детали LSM303DLMTR
подробное описание детали  Sensor module:3-axis accelerometer and 3-axis magnetometer
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM303DLMTR датащи(HTML) 33 Page - STMicroelectronics

Back Button LSM303DLMTR Datasheet HTML 29Page - STMicroelectronics LSM303DLMTR Datasheet HTML 30Page - STMicroelectronics LSM303DLMTR Datasheet HTML 31Page - STMicroelectronics LSM303DLMTR Datasheet HTML 32Page - STMicroelectronics LSM303DLMTR Datasheet HTML 33Page - STMicroelectronics LSM303DLMTR Datasheet HTML 34Page - STMicroelectronics LSM303DLMTR Datasheet HTML 35Page - STMicroelectronics LSM303DLMTR Datasheet HTML 36Page - STMicroelectronics LSM303DLMTR Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 38 page
background image
LSM303DLM
Register description
Doc ID 018725 Rev 1
33/38
The D6 - D0 bits set the minimum duration of the Interrupt 2 event to be recognized.
Duration time steps and maximum values depend on the ODR chosen.
9.2
Magnetic field sensing register description
9.2.1
CRA_REG_M (00h)
9.2.2
CRB_REG_M (01h)
Table 53.
INT2_DURATION_A description
D6 - D0
Duration value. Default value: 000 0000
Table 54.
CRA_REG_M register
0(1)
0(1)
1.
This bit must be set to ‘0’ for correct working of the device.
0(1)
DO2
DO1
DO0
0(1)
0(1)
Table 55.
CRA_REG_M description
DO2 to DO0
Data output rate bits. These bits set the rate at which data is written to all three data
output registers (refer to
Table 56). Default value: 100
Table 56.
Data rate configurations
DO2
DO1
DO0
Minimum data output rate (Hz)
00
0
0.75
00
1
1.5
01
0
3.0
01
1
7.5
10
0
15
10
1
30
11
0
75
1
1
1
220
Table 57.
CRA_REG register
GN2
GN1
GN0
0(1)
1.
This bit must be set to ‘0’ for correct working of the device.
0(1)
0(1)
0(1)
0(1)
CRA_REG description
GN1-0
Gain configuration bits. The gain configuration is common for all channels (refer to
Table 58)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com