TMS570LS3137 datasheet(46/159 Pages) TI

46 / 159 page

VCCIO

VIH

VIL

Input

tpw

VIL

TMS570LS3137

SPNS162.

– SEPTEMBER 2011

www.ti.com

Table 3-2. Output Buffer Drive Strengths (continued)

Low-level Output Current,

IOL for VI=VOLmax

Signals

High-level Output Current,

IOH for VI=VOHmin

TEST,

4mA

MIBSPI3SOMI, MIBSPI3SIMO, MIBSPI3CLK, MIBSPI1SIMO, MIBSPI1SOMI, MIBSPI1CLK,

nRST

AD1EVT,

CAN1RX, CAN1TX, CAN2RX, CAN2TX, CAN3RX, CAN3TX,

DMM_CLK, DMM_DATA[0], DMM_DATA[1], DMM_nENA, DMM_SYNC,

GIOA[0-7], GIOB[0-7],

LINRX, LINTX,

2mA zero-dominant

MIBSPI1NCS[0], MIBSPI1NCS[1-3], MIBSPI1NENA, MIBSPI3NCS[0-3], MIBSPI3NENA,

MIBSPI5NCS[0-3], MIBSPI5NENA,

N2HET1[0-31], N2HET2[0], N2HET2[2], N2HET2[4], N2HET2[5], N2HET2[6], N2HET2[7],

N2HET2[8], N2HET2[9], N2HET2[10], N2HET2[11], N2HET2[12], N2HET2[13], N2HET2[14],

N2HET2[15], N2HET2[16], N2HET2[18],

SPI2NCS[0], SPI2NENA, SPI4NCS[0], SPI4NENA

ECLK,

selectable 8mA / 2mA

SPI2CLK, SPI2SIMO, SPI2SOMI

The default output buffer drive strength is 8mA for these signals.

3.8

Input Timings

Figure 3-2. TTL-Level Inputs

Table 3-3. Timing Requirements for Inputs(1)

Parameter

MIN

MAX

Unit

tpw

Input minimum pulse width

tc(VCLK) + 10

(2)

(1)

tc(VCLK) = peripheral VBUS clock cycle time = 1 / f(VCLK)

(2)

The timing shown above is only valid for pin used in GIO mode.

Device Operating Conditions

Submit Documentation Feedback

focus.ti.com: TMS570LS3137

TMS570LS3137 датащи(PDF) 46 Page - Texas Instruments

TMS570LS3137 датащи(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL