HT68F03 datasheet(40/147 Pages) HOLTEK

40 / 147 page

HT66F03/HT66F04/HT68F03/HT68F04

Rev. 1.30

February 17, 2011

Operating Mode Switching and Wake-up

The device can switch between operating modes dy-

namically allowing the user to select the best perfor-

mance/power ratio for the present task in hand. In this

way microcontroller operations that do not require high

performance can be executed using slower clocks thus

requiring less operating current and prolonging battery

life in portable applications.

In simple terms, Mode Switching between the NORMAL

Mode and SLOW Mode is executed using the HLCLK bit

and CKS2~CKS0 bits in the SMOD register while Mode

Switching from the NORMAL/SLOW Modes to the

SLEEP/IDLE Modes is executed via the HALT instruc-

tion. When a HALT instruction is executed, whether the

device enters the IDLE Mode or the SLEEP Mode is de-

termined by the condition of the IDLEN bit in the SMOD

When the HLCLK bit switches to a low level, which im-

plies that clock source is switched from the high speed

clock source, fH, to the clock source, fH/2~fH/64 or fL.If

the clock is from the fL, the high speed clock source will

stop running to conserve power. When this happens it

must be noted that the fH/16 and fH/64 internal clock

sources will also stop running, which may affect the op-

eration of other internal functions such as the TMs. The

accompanying flowchart shows what happens when the

device moves between the various operating modes.

NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the

high speed system oscillator, and therefore consumes

more power, the system clock can switch to run in the

SLOW Mode by setting the HLCLK bit to

²0² and setting

the CKS2~CKS0 bits to

²000² or ²001² in the SMOD

tor which will consume less power. Users may decide to

do this for certain operations which do not require high

performance and can subsequently reduce power con-

sumption.

The SLOW Mode is sourced from the LXT or the LIRC

oscillators and therefore requires these oscillators to be

stable before full mode switching occurs. This is moni-

tored using the LTO bit in the SMOD register.

S L O W M o d e

S L E E P 0 M o d e

S L E E P 1 M o d e

I D E L 0 M o d e

I D L E 1 M o d e

N O R M A L M o d e

C K S 2 ~ C K S 0 = 0 0 x B &

H L C L K = 0

W D T a n d L V D a r e a l l o f f

I D L E N = 0

H A L T i n s t r u c t i o n i s e x e c u t e d

W D T o r L V D i s o n

I D L E N = 0

H A L T i n s t r u c t i o n i s e x e c u t e d

I D L E N = 1 , F S Y S O N = 0

H A L T i n s t r u c t i o n i s e x e c u t e d

I D L E N = 1 , F S Y S O N = 1

H A L T i n s t r u c t i o n i s e x e c u t e d

HT68F03 датащи(PDF) 40 Page - Holtek Semiconductor Inc

HT68F03 датащи(HTML) 40 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL