 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC8343VRADDB датащи(PDF) 20 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8343VRADDB датащи(HTML) 20 Page - Freescale Semiconductor, Inc |
|
|
20 / 79 page  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10 20 Freescale Semiconductor DUART Figure 6 shows the DDR SDRAM output timing diagram. Figure 6. DDR SDRAM Output Timing Diagram Figure 7 provides the AC test load for the DDR bus. Figure 7. DDR AC Test Load 7DUART This section describes the DC and AC electrical specifications for the DUART interface of the MPC8343EA. 7.1 DUART DC Electrical Characteristics Table 21 provides the DC electrical characteristics for the DUART interface of the MPC8343EA. Table 21. DUART DC Electrical Characteristics Parameter Symbol Min Max Unit High-level input voltage VIH 2OVDD + 0.3 V Low-level input voltage VIL –0.3 0.8 V Input current (0.8 V ≤ V IN ≤ 2 V) IIN —±5 μA ADDR/CMD/MODT tDDKHMH tDDKLDS tDDKHDS MDQ[x] MDQS[n] MCK[n] MCK[n] tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX,tDDKHCX Write A0 NOOP tDDKHMP tDDKHAS,tDDKHCS tDDKHME Output Z0 = 50 Ω RL = 50 Ω GVDD/2 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
