M95128-DW3GSLASHPC datasheet(12/44 Pages) STMICROELECTRONICS

номер детали	M95128-DW3G/PC

подробное описание детали	128 Kbit serial SPI bus EEPROM with high speed clock

PDF	44 Pages

Scroll/Zoom	100%

производитель	STMICROELECTRONICS [STMicroelectronics]

домашняя страница	http://www.st.com

Logo

12 / 44 page

Operating features

M95128, M95128-W, M95128-R

12/44

Doc ID 5798 Rev 13

Operating features

4.1

Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without

resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data

Input (D) and Serial Clock (C) are Don’t Care.

To enter the Hold condition, the device must be selected, with Chip Select (S) low.

Normally, the device is kept selected, for the whole duration of the Hold condition.

Deselecting the device while it is in the Hold condition, has the effect of resetting the state of

the device, and this mechanism can be used if it is required to reset any processes that had

been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven low at the same time as

Serial Clock (C) already being low (as shown in Figure 4).

The Hold condition ends when the Hold (HOLD) signal is driven high at the same time as

Serial Clock (C) already being low.

Figure 4 also shows what happens if the rising and falling edges are not timed to coincide

with Serial Clock (C) being low.

Figure 4.

Hold condition activation

AI02029D

HOLD

Hold

Condition

Hold

Condition

M95128-DW3G/PC датащи(PDF) 12 Page - STMicroelectronics