430 datasheet(10/100 Pages) INTEL

10 / 100 page

Introduction

Datasheet

1.1.1

Processor Packaging Terminology

Commonly used terms are explained here for clarification:

• Intel Celeron Processor 400 Series — Single core processor in the FC-LGA6

package with a 1 MB or 512 KB L2 cache.

• Processor — For this document, the term processor is the generic form of the Intel

Celeron processor 400 series. The processor is a single package that contains one

exectution unit.

• Keep-out zone — The area on or near the processor that system design can not

use.

• Processor core — Processor core die with integrated L2 cache.

• LGA775 socket — The Intel Celeron processor 400 series mates with the system

board through a surface mount, 775-land, LGA socket.

• Integrated heat spreader (IHS) —A component of the processor package used

to enhance the thermal performance of the package. Component thermal solutions

interface with the processor at the IHS surface.

• Retention mechanism (RM) — Since the LGA775 socket does not include any

mechanical features for heatsink attach, a retention mechanism is required.

Component thermal solutions should attach to the processor via a retention

mechanism that is independent of the socket.

• FSB (Front Side Bus) — The electrical interface that connects the processor to

the chipset. Also referred to as the processor system bus or the system bus. All

memory and I/O transactions as well as interrupt messages pass between the

processor and chipset over the FSB.

• Storage conditions — Refers to a non-operational state. The processor may be

installed in a platform, in a tray, or loose. Processors may be sealed in packaging or

exposed to free air. Under these conditions, processor lands should not be

connected to any supply voltages, have any I/Os biased, or receive any clocks.

Upon exposure to “free air”(i.e., unsealed packaging or a device removed from

packaging material) the processor must be handled in accordance with moisture

sensitivity labeling (MSL) as indicated on the packaging material.

• Functional operation — Refers to normal operating conditions in which all

processor specifications, including DC, AC, system bus, signal quality, mechanical

and thermal are satisfied.

• Execute Disable Bit — The Execute Disable bit allows memory to be marked as

executable or non-executable, when combined with a supporting operating system.

If code attempts to run in non-executable memory the processor raises an error to

the operating system. This feature can prevent some classes of viruses or worms

that exploit buffer over run vulnerabilities and can thus help improve the overall

security of the system. See the Intel® Architecture Software Developer's Manual

for more detailed information.

•Intel® 64 Architecture — An enhancement to Intel's IA-32 architecture, allowing

the processor to execute operating systems and applications written to take

advantage of the Intel® 64 architecture. Further details on Intel® 64 architecture

and programming model can be found in the Intel Extended Memory 64 Technology

Software Developer Guide at http://developer.intel.com/technology/

64bitextensions/.

430 датащи(PDF) 10 Page - Intel Corporation

430 датащи(HTML) 10 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

датащи скачать

ссылки URL