поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M95010 датащи(PDF) 16 Page - STMicroelectronics

номер детали M95010
подробное описание детали  4 Kbit, 2 Kbit and 1 Kbit serial SPI bus EEPROM with high-speed clock
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95010 датащи(HTML) 16 Page - STMicroelectronics

Back Button M95010 Datasheet HTML 12Page - STMicroelectronics M95010 Datasheet HTML 13Page - STMicroelectronics M95010 Datasheet HTML 14Page - STMicroelectronics M95010 Datasheet HTML 15Page - STMicroelectronics M95010 Datasheet HTML 16Page - STMicroelectronics M95010 Datasheet HTML 17Page - STMicroelectronics M95010 Datasheet HTML 18Page - STMicroelectronics M95010 Datasheet HTML 19Page - STMicroelectronics M95010 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 43 page
background image
Instructions
M95040, M95020, M95010
16/43
Doc ID 6512 Rev 8
6
Instructions
Each instruction starts with a single-byte code, as summarized in Table 4.
If an invalid instruction is sent (one not contained in Table 4), the device automatically
deselects itself.
6.1
Write Enable (WREN)
The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction.
The only way to do this is to send a Write Enable instruction to the device.
As shown in Figure 7, to send this instruction to the device, Chip Select (S) is driven low,
and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then
enters a wait state. It waits for a the device to be deselected, by Chip Select (S) being driven
high.
Figure 7.
Write Enable (WREN) sequence
Table 4.
Instruction set
Instruction
Description
Instruction Format
WREN
Write Enable
0000 X110(1)
1.
X = Don’t Care.
WRDI
Write Disable
0000 X100(1)
RDSR
Read Status Register
0000 X101(1)
WRSR
Write Status Register
0000 X001(1)
READ
Read from Memory Array
0000 A8011
(2)
2.
A8 = 1 for the upper half of the memory array of the M95040, and 0 for the lower half, and is Don’t Care for
other devices.
WRITE
Write to Memory Array
0000 A8010
(2)
C
D
AI01441D
S
Q
2
1
34567
High Impedance
0
Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com