VSC056 datasheet(97/134 Pages) MAXIM

97 / 134 page

97 of 134

VSC056

Data Sheet

Revision 4.1

January 2008

3.2.87 D0h-D7h: Bit Control Port 5 (BCP50-BCP57)

These eight registers function the same as the eight Bit Control Port 0 registers except that they relate to

the Port 5 I/O pins. In addition, the control of the individual I/O pins assigned to these registers can be

overridden by the PBC8, PBC9, PBC10, and PBC11 registers when port bypass control is required. For

information about the functionality of the Bit Control Port 0 registers, see “80h-87h: Bit Control Port 0

(BCP00-BCP07),” page 78.

The following table shows the bit assignments for the Bit Control Port 5 registers.

BCP50-BCP57

Address:

D0h-D7h

Reset Value:

0000_001Xb

Bit

Bit Label

Access

Description

PTE

R/W

Pulse Train Enable

This bit, along with the FS bits, enables one of eight pulse train circuits

controlled by the pulse train registers, PTC00 through PTC71 (70h through

7Fh), as the output drive function for this I/O pin.

When the PTE bit set, the FS bits select one of eight pulse train circuits instead

of the normal fixed-rate LED flashing circuits or the normal output drive mode.

For the various LED drive control modes, see Table 5, page 80.

After a reset or power on, this bit is cleared.

6:5

BYP1-0

R/W

Bypass Select

These two bits determine the bypass function of the odd-numbered I/O pins

P0.7, P0.5, P0.3, and P0.1.

Setting either or both of these bits causes the I/O pin to be configured as an

output that reflects the input state of the corresponding even-numbered I/O

pins P0.6, P0.4, P0.2, and P0.0.

As an example, P0.1 can be configured as an output that follows the signal

applied to the P0.0 input. These two register bits only appear in the

odd-numbered bit control registers BCP07, BCP05, BCP03, and BCP01. For

the available output drive combinations, see Table 4, page 80.

Note: These bits are only used when the bypass function is desired. They

should not be set when normal GPIO operation, PBC operation, or fan speed

monitoring are selected through the appropriate registers or through the use of

the FS, DD, and GPD bits. The PWM function (Port 0 only) and bypass function

are the highest priority controls for the appropriate I/O pin. The next highest

priorities are the PBC function (Port 3 through Port 6) and fan speed monitoring

(Port 1 and Port 2). The lowest priorities are the bit control features found in the

GPD, DD, and BCP registers.

Only one mode of operation should be enabled for each I/O pin at any time. If a

mode change is desired, first disable the existing mode, then enable the new

mode.

VSC056 датащи(PDF) 97 Page - Maxim Integrated Products

VSC056 датащи(HTML) 97 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL