поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

93LC46BT-E/MS датащи(PDF) 11 Page - Microchip Technology

номер детали 93LC46BT-E/MS
подробное описание детали  1K Microwire Compatible Serial EEPROM
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

93LC46BT-E/MS датащи(HTML) 11 Page - Microchip Technology

Back Button 93LC46BT-E/MS Datasheet HTML 7Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 8Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 9Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 10Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 11Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 12Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 13Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 14Page - Microchip Technology 93LC46BT-E/MS Datasheet HTML 15Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 34 page
background image
 2010 Microchip Technology Inc.
DS21749H-page 11
93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C
2.9
Write All (WRAL)
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
For 93AA46A/B/C and 93LC46A/B/C devices, after the
last data bit is clocked into DI, the falling edge of CS
initiates the self-timed auto-erase and programming
cycle. For 93C46A/B/C devices, the self-timed auto-
erase and programming cycle is initiated by the rising
edge of CLK on the last data bit. Clocking of the CLK
pin is not necessary after the device has entered the
WRAL cycle. The WRAL command does include an
automatic ERAL cycle for the device. Therefore, the
WRAL
instruction does not require an ERAL instruction,
but the chip must be in the EWEN status.
The DO pin indicates the Ready/Busy status of the
device if CS is brought high after a minimum of 250 ns
low (TCSL).
VCC must be
4.5V for proper operation of WRAL.
FIGURE 2-10:
WRAL TIMING FOR 93AA AND 93LC DEVICES
FIGURE 2-11:
WRAL TIMING FOR 93C DEVICES
Note:
After the Write All cycle is complete,
issuing a Start bit and then taking CS low
will clear the Ready/Busy status from DO.
CS
CLK
DI
DO
HIGH-Z
100
01
x
•••
x
Dx
•••
D0
High-Z
Busy
Ready
TWL
VCC must be
4.5V for proper operation of WRAL.
TCSL
TSV
TCZ
CS
CLK
DI
DO
HIGH-Z
100
01
x
•••
x
Dx
•••
D0
High-Z
Busy
Ready
TWL
TCSL
TSV
TCZ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com