поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56F805 датащи(PDF) 13 Page - Freescale Semiconductor, Inc

номер детали DSP56F805
подробное описание детали  16-bit Digital Signal Controllers
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56F805 датащи(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button DSP56F805 Datasheet HTML 9Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 10Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 11Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 12Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 13Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 14Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 15Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 16Page - Freescale Semiconductor, Inc DSP56F805 Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 56 page
background image
Interrupt and Program Control Signals
56F805 Technical Data, Rev. 16
Freescale Semiconductor
13
2.5 Interrupt and Program Control Signals
Table 2-9 Interrupt and Program Control Signals
No. of
Pins
Signal
Name
Signal
Type
State
During
Reset
Signal Description
1
IRQA
Input
(Schmitt)
Input
External Interrupt Request A—The IRQA input is a synchronized
external interrupt request indicating an external device is requesting
service. It can be programmed to be level-sensitive or
negative-edge-triggered.
1
IRQB
Input
(Schmitt)
Input
External Interrupt Request B—The IRQB input is an external
interrupt request indicating an external device is requesting service.
It can be programmed to be level-sensitive or
negative-edge-triggered.
1
RESET
Input
(Schmitt)
Input
Reset—This input is a direct hardware reset on the processor.
When RESET is asserted low, the device is initialized and placed in
the Reset state. A Schmitt trigger input is used for noise immunity.
When the RESET pin is deasserted, the initial chip operating mode
is latched from the EXTBOOT pin. The internal reset signal will be
deasserted synchronous with the internal clocks, after a fixed
number of internal clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and it is
necessary not to reset the OnCE/JTAG module. In this case, assert
RESET, but do not assert TRST.
1
RSTO
Output
Output
Reset Output—This output reflects the internal reset state of the
chip.
1
EXTBOOT
Input
(Schmitt)
Input
External Boot—This input is tied to VDD to force device to boot
from off-chip memory. Otherwise, it is tied to VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com