поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LTC6992-4 датащи(PDF) 21 Page - Linear Technology

номер детали LTC6992-4
подробное описание детали  TimerBlox Voltage-Controlled Pulse Width Modulator (PWM)
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC6992-4 датащи(HTML) 21 Page - Linear Technology

Back Button LTC6992-4 Datasheet HTML 17Page - Linear Technology LTC6992-4 Datasheet HTML 18Page - Linear Technology LTC6992-4 Datasheet HTML 19Page - Linear Technology LTC6992-4 Datasheet HTML 20Page - Linear Technology LTC6992-4 Datasheet HTML 21Page - Linear Technology LTC6992-4 Datasheet HTML 22Page - Linear Technology LTC6992-4 Datasheet HTML 23Page - Linear Technology LTC6992-4 Datasheet HTML 24Page - Linear Technology LTC6992-4 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
21
69921234p
APPLICATIONS INFORMATION
At the other extreme, it is not recommended to operate
the master oscillator beyond 2MHz because the accuracy
of the DIV pin ADC will suffer.
Pulse Width Modulation Bandwidth and Settling Time
The LTC6992 will respond to changes in VMOD up to a –3dB
bandwidth of TBD (see Figure 10). This makes it easy to
stabilize a feedback loop around the LTC6992, since it
does not introduce a low frequency pole.
Duty cycle settling time depends on the master oscillator
frequency. Following a ±100mV step change in VMOD, the
duty cycle takes approximately TBD master clock cycles
(TBD • tMASTER) to settle to within 1% of the final value.
An example is shown in Figure 11.
Frequency Modulation and Settling Time
In addition to pulse-width modulation, the LTC6992 can
be frequency modulated by varying ISET. The LTC6992
will respond to changes in ISET up to a –3dB bandwidth
of TBD • fOUT (see Figure 12).
Following a 2x or 0.5x step change in ISET, the output
frequency takes approximately TBD master clock cycles
(TBD • tMASTER) to settle to within 1% of the final value.
An example is shown in Figure 13.
Figure 13. Frequency Change Settling Time
PLACEHOLDER
Figure 10. PWM Frequency Response
Figure 11. PWM Settling Time
Figure 12. Frequency Modulation Bandwidth
PLACEHOLDER
PLACEHOLDER
PLACEHOLDER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com