LMP7312 datasheet(2/22 Pages) NSC

2 / 22 page

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

ESD Rating (Note 2)

Human Body Model

2000V

Machine Body Model

150V

Charge device Model

1000V

Analog Supply Voltage (V

S = V

+ - V-)

DigitaI Supply Voltage (V

DIO=VIO-V

Attenuation pins -V

IN, +VIN referred to V

±17.5V

Amplification pins -IN, +IN referred to V-

±10V

Voltage at all other pins referred to V-

Storage Temperature Range

-65°C to 150°C

For soldering specification:

see product folder at www.national.com and

www.national.com/ms/MS/MS-SOLDERING.pdf

Junction Temperature

150°C

Operating Ratings (Note 1)

Analog Supply Voltage (V

S = V

+ – V-), V-

=0V

4.5V to 5.5V

Digital Supply Voltage (V

DIO = VIO– V

-),

V-=0V

2.7V to 5.5V

Attenuation pins -V

IN, +VIN referred to V

-15V to 15V

Amplification pins -IN, +IN referred to V-

-2.35V to 7.35V

Temperature Range (Note 3)

−40°C to 125°C

Package Thermal Resistance (Note 3)

SOIC-14

145°C/W

5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits guaranteed for T

A = 25°C, V

+ = 5V, V

IO = 5V, V

− = 0V, G = 0.192 V/V,

CM_ATT=(+VIN+(-VIN))/2, VCM_AMP=(+IN+(-IN))/2. Differential output configuration. SE = Single Ended Output,

DE = Differential Output. Boldface limits apply at the temperature extremes.

Symbol

Parameter

Conditions

Min

(Note 6)

Typ

(Note 5)

Max

(Note 6)

Units

Core op-amp Input

Offset Voltage

Nulling Switch Mode, DE, V

OCM = 1V;

Nulling switch Mode, SE, -V

OUT/VR = 1V

–100

–250

100

250

µV

Nulling Switch Mode, DE, V

OCM = 4V;

Nulling Switch Mode, SE, -V

OUT/VR = 4V

–100

–250

100

250

TCV

Core op-amp Input

Offset Voltage

(Note 7)

Nulling Switch Mode, DE, V

OCM = 1V;

Nulling Switch Mode, SE, -V

OUT/VR = 1V

-3

±1.5

µV/°C

Nulling Switch Mode, DE, V

OCM = 4V;

Nulling Switch Mode, SE, -V

OUT/VR = 4V

-3

±1.5

Gain Error

All gains, R

L = 10 kΩ, CL = 50pF, SE / DE

–0.035

–0.045

0.035

0.045

Gain Drift

SE / DE

-5

±1

ppm/°C

Core op-amp Voltage

Noise Density

RTI, Nulling Switch Mode, f = 10 kHz

7.25

nV/

Core op-amp Peak to

Peak Voltage Noise

RTI, Nulling Switch Mode, f= 0.1Hz to 10Hz

µV

Analog Supply Current +V

IN = −VIN = VOCM

VIO

Digital Supply Current Without any load connected to SDO pin

120

μA

IN_CM

CM Input Resistance

G= 0.192 V/V

62.08

Ω

G= 1 V/V

IN_DIFF

Differential Input

Resistance

G= 0.192 V/V

248.3

Ω

G= 1 V/V

160

CMRR

DC Common Mode

Rejection Ratio

G= 0.096V/V, -15V < V

CM_ATT < 15V, SE / DE

G= 0.192V/V, -11.4V < V

CM_ATT < 15V, SE / DE

G= 0.384V/V, -6V < V

CM_ATT < 11V, SE / DE

G= 0.768V/V, -3V < V

CM_ATT < 8V, SE / DE

G= 1V/V, -2.3V < V

CM_AMP < 7.3V, SE / DE

G= 2V/V, -1.15V < V

CM_AMP < 6.15V, SE / DE.

PSRR

Core op-amp DC

Power Supply

Rejection Ratio

Nulling Switch Mode, 4.5V <V+ <5.5V

LMP7312 датащи(PDF) 2 Page - National Semiconductor (TI)

LMP7312 датащи(HTML) 2 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

датащи скачать

ссылки URL