поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

PIC24F16KA102 датащи(PDF) 69 Page - Microchip Technology

номер детали PIC24F16KA102
подробное описание детали  20/28-Pin General Purpose, 16-Bit Flash Microcontrollers with nanoWatt XLP??Technology
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24F16KA102 датащи(HTML) 69 Page - Microchip Technology

Back Button PIC24F16KA102 Datasheet HTML 65Page - Microchip Technology PIC24F16KA102 Datasheet HTML 66Page - Microchip Technology PIC24F16KA102 Datasheet HTML 67Page - Microchip Technology PIC24F16KA102 Datasheet HTML 68Page - Microchip Technology PIC24F16KA102 Datasheet HTML 69Page - Microchip Technology PIC24F16KA102 Datasheet HTML 70Page - Microchip Technology PIC24F16KA102 Datasheet HTML 71Page - Microchip Technology PIC24F16KA102 Datasheet HTML 72Page - Microchip Technology PIC24F16KA102 Datasheet HTML 73Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 254 page
background image
© 2009 Microchip Technology Inc.
Preliminary
DS39927B-page 67
PIC24F16KA102 FAMILY
REGISTER 8-1:
SR: ALU STATUS REGISTER
U-0
U-0
U-0
U-0
U-0
U-0
U-0
R-0, HSC
—
—
—
—
—
—
—
DC(1)
bit 15
bit 8
R/W-0, HSC R/W-0, HSC R/W-0, HSC
R-0, HSC
R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0, HSC
IPL2(2,3)
IPL1(2,3)
IPL0(2,3)
RA(1)
N(1)
OV(1)
Z(1)
C(1)
bit 7
bit 0
Legend:
HSC = Hardware Settable/Clearable bit
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15-9
Unimplemented:
Read as ‘0’
bit 7-5
IPL<2:0>:
CPU Interrupt Priority Level Status bits(2,3)
111
= CPU interrupt priority level is 7 (15); user interrupts disabled
110
= CPU interrupt priority level is 6 (14)
101
= CPU interrupt priority level is 5 (13)
100
= CPU interrupt priority level is 4 (12)
011
= CPU interrupt priority level is 3 (11)
010
= CPU interrupt priority level is 2 (10)
001
= CPU interrupt priority level is 1 (9)
000
= CPU interrupt priority level is 0 (8)
Note 1:
See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
2:
The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level.
The value in parentheses indicates the interrupt priority level if IPL3 = 1.
3:
The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.
Note:
Bit 8 and bits 4 through 0 are described in Section 3.0 “CPU”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com