поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

25LC512-E/MF датащи(PDF) 16 Page - Microchip Technology

номер детали 25LC512-E/MF
подробное описание детали  512 Kbit SPI Bus Serial EEPROM
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25LC512-E/MF датащи(HTML) 16 Page - Microchip Technology

Back Button 25LC512-E/MF Datasheet HTML 12Page - Microchip Technology 25LC512-E/MF Datasheet HTML 13Page - Microchip Technology 25LC512-E/MF Datasheet HTML 14Page - Microchip Technology 25LC512-E/MF Datasheet HTML 15Page - Microchip Technology 25LC512-E/MF Datasheet HTML 16Page - Microchip Technology 25LC512-E/MF Datasheet HTML 17Page - Microchip Technology 25LC512-E/MF Datasheet HTML 18Page - Microchip Technology 25LC512-E/MF Datasheet HTML 19Page - Microchip Technology 25LC512-E/MF Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
25LC512
DS22065C-page 16
 2010 Microchip Technology Inc.
2.10
CHIP ERASE
The CHIP ERASE instruction will erase all bits (FFh) in
the array. A Write Enable (WREN) instruction must be
given prior to executing a CHIP ERASE. This is done
by setting CS low and then clocking out the proper
instruction into the 25LC512. After all eight bits of the
instruction are transmitted, the CS must be brought
high to set the write enable latch.
The CHIP ERASE instruction is entered by driving the
CS low, followed by the instruction code (Figure 2-10)
onto the SI line.
The CS pin must be driven high after the eighth bit of
the instruction code has been given or the CHIP
ERASE instruction will not be executed. Once the CS
pin is driven high the self-timed CHIP ERASE instruc-
tion begins. While the device is executing the CHIP
ERASE instruction the WIP bit in the STATUS register
can be read to determine when the CHIP ERASE
instruction is complete.
The CHIP ERASE instruction is ignored if either of the
Block Protect bits (BP0, BP1) are not 0, meaning ¼,
½, or all of the array is protected.
FIGURE 2-10:
CHIP ERASE SEQUENCE
SCK
0
2
34
56
7
1
SI
High-Impedance
SO
CS
11
10
00
1
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com