HT45R35 datasheet(22/59 Pages) HOLTEK

22 / 59 page

HT45R35

Rev. 1.30

May 14, 2010

The relationship between VDD and VLVR is shown below.

Note:

VOPR is the voltage range for proper chip operation at 4MHz system clock.

5 . 5 V

3 . 0 V

2 . 2 V

0 . 9 V

V D D

V O P R

V L V R

5 . 5 V

V D D

5 . 5 V

V L V R

0 . 9 V

0 V

R e s e t S i g n a l

R e s e t

* 1

* 2

N o r m a l O p e r a t i o n

R e s e t

L V R D e t e c t V o l t a g e

Low Voltage Reset

Note:

*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system

clock pulses before starting the normal operation.

*2: Since low voltage has to be maintained its original state for longer than tLVR, therefore a tLVR delay enters

the reset mode.

Options

The following table shows the various options within the microcontroller. All of the options must be defined to ensure

proper system functioning.

No.

Function

Description

Wake up PA0~PA7 (bit option)

None wake-up or wake-up

Pull high PA0~PA7 and PB0~PB7 (bit option)

None pull-high or pull-high

WDT clock source

WDTOSC or fSYS/4

WDT

Enable or disable

CLRWDT

1 or 2 instructions

LVR

Enable or disable

OSC

¢tal mode or RC mode

INT0 trigger edge

Disable, rising edge, falling edge or double edge

INT1 trigger edge

Disable, rising edge, falling edge or double edge

I/O or RC connection pins

PA0 or RC1, PA1 or RC2, PA2 or RC3, PA3 or RC4,

PA4 or RC9, PA5 or RC10, PA6 or RC11, PA7 or RC12

HT45R35 датащи(PDF) 22 Page - Holtek Semiconductor Inc

HT45R35 датащи(HTML) 22 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

датащи скачать

ссылки URL