PCA9541APWSLASH01 datasheet(10/41 Pages) NXP

10 / 41 page

PCA9541A_3

Product data sheet

Rev. 03 — 16 July 2009

10 of 41

NXP Semiconductors

PCA9541A

2-to-1 I2C-bus master selector with interrupt logic and reset

The MYTEST and the NMYTEST bits cause the interrupt pins of the respective masters to

be activated for a ‘functional interrupt test’.

Remark: The regular way to proceed is that a master asks to take the control of the bus

by programming MYBUS and BUSON bits based on NMUYBUS and NBUSON values.

Nevertheless, the same master can also decide to give up the control of the bus and give

it to the other master. This is also done by programming the MYBUS and BUSON bits

based on NMYBUS and NBUSON values.

Remark: Any writes either to the Interrupt Enable Register or the Control Register cause

the respective register to be updated on the 9th clock cycle, that is, on the rising edge of

the acknowledge clock cycle.

Remark: The actual switch from one channel to another or the switching off of both the

channels happens on a STOP command that is sent by the master requesting the switch.

8.3.1 Register 0: Interrupt Enable (IE) register (B1:B0 = 00b)

This register allows a master to read and/or write (if needed) Mask options for its own

channel.

The Interrupt Enable register described below is identical for both the masters.

Nevertheless, there are physically 2 internal Interrupt Enable registers, one for each

upstream channel. When Master 0 reads/writes in this register, the internal Interrupt

Enable Register 0 will be accessed. When Master 1 reads/writes in this register, the

internal Interrupt Enable Register 1 will be accessed.

Table 5.

0000

BUSLOSTMSK

BUSOKMSK

BUSINITMSK

INTINMSK

Table 6.

Legend: * default value

Bit

Symbol

Access Value[1] Description

7:4

R only

not used

BUSLOSTMSK

R/W

An interrupt on INT will be generated after the other master has been

disconnected.

An interrupt on INT will not be generated after the other master has been

disconnected.

BUSOKMSK

R/W

After connection is requested and Bus Initialization not requested

(BUSINIT = 0), an interrupt on INT will be generated when a non-idle situation

has been detected on the downstream slave channel by the bus sensor at the

switching moment.

Remark: Channel switching is done automatically after the STOP command.

After connection is requested and Bus Initialization not requested

(BUSINIT = 0), an interrupt on INT will not be generated when a non-idle

situation has been detected on the downstream slave channel by the bus

sensor at the switching moment (masked).

Remark: Channel switching is done automatically after the STOP command.

PCA9541APW/01 датащи(PDF) 10 Page - NXP Semiconductors

PCA9541APW/01 датащи(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

датащи скачать

ссылки URL