Features

www.ti.com

Figure 1. PMP4980 Reference Design Schematic

Proper sequencing is ensured in the design with the use of enable pins. As required, Core 1.2 V at 600

mA comes first, followed by Static 1.2 V + VRTC at 251 mA, Static 1.8 V at 230 mA which in turn enable

the LDO and hence at last Static 3.3 V at 115 mA comes up.

4

Simple Power Solution Using LDOs

SLVA342A – June 2009 – Revised May 2010

Copyright © 2009–2010, Texas Instruments Incorporated