поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LPC1111 датащи(PDF) 36 Page - NXP Semiconductors

номер детали LPC1111
подробное описание детали  32-bit ARM Cortex-M0 microcontroller; up to 32 kB flash and 8 kB SRAM
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC1111 датащи(HTML) 36 Page - NXP Semiconductors

Back Button LPC1111 Datasheet HTML 32Page - NXP Semiconductors LPC1111 Datasheet HTML 33Page - NXP Semiconductors LPC1111 Datasheet HTML 34Page - NXP Semiconductors LPC1111 Datasheet HTML 35Page - NXP Semiconductors LPC1111 Datasheet HTML 36Page - NXP Semiconductors LPC1111 Datasheet HTML 37Page - NXP Semiconductors LPC1111 Datasheet HTML 38Page - NXP Semiconductors LPC1111 Datasheet HTML 39Page - NXP Semiconductors LPC1111 Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 59 page
background image
LPC1111_12_13_14_1
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 16 April 2010
36 of 59
NXP Semiconductors
LPC1111/12/13/14
32-bit ARM Cortex-M0 microcontroller
Conditions: Tamb = 25 °C; active mode entered executing code while(1){} from flash; all
peripherals disabled in the AHBCLKCTRL register (AHBCLKCTRL = 0x1F); all peripheral clocks
disabled; internal pull-up resistors disabled; BOD disabled.
(1) System oscillator and system PLL disabled; IRC enabled.
(2) System oscillator and system PLL enabled; IRC disabled.
Fig 8.
Active mode: Typical supply current IDD versus supply voltage VDD for different
system clock frequencies
Conditions: VDD = 3.3 V; active mode entered executing code while(1){} from flash; all
peripherals disabled in the AHBCLKCTRL register (AHBCLKCTRL = 0x1F); all peripheral clocks
disabled; internal pull-up resistors disabled; BOD disabled.
(1) System oscillator and system PLL disabled; IRC enabled.
(2) System oscillator and system PLL enabled; IRC disabled.
Fig 9.
Active mode: Typical supply current IDD versus temperature for different system
clock frequencies
VDD (V)
1.8
3.6
3.0
2.4
002aaf390
4
8
12
IDD
(mA)
0
12 MHz(1)
24 MHz(2)
36 MHz(2)
48 MHz(2)
temperature (
°C)
−40
85
35
10
60
−15
002aaf391
4
8
12
IDD
(mA)
0
12 MHz(1)
24 MHz(2)
36 MHz(2)
48 MHz(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com