поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS8427-CSZ датащи(PDF) 55 Page - Cirrus Logic

номер детали CS8427-CSZ
подробное описание детали  96 kHz Digital Audio Interface Transceiver
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8427-CSZ датащи(HTML) 55 Page - Cirrus Logic

Back Button CS8427-CSZ Datasheet HTML 51Page - Cirrus Logic CS8427-CSZ Datasheet HTML 52Page - Cirrus Logic CS8427-CSZ Datasheet HTML 53Page - Cirrus Logic CS8427-CSZ Datasheet HTML 54Page - Cirrus Logic CS8427-CSZ Datasheet HTML 55Page - Cirrus Logic CS8427-CSZ Datasheet HTML 56Page - Cirrus Logic CS8427-CSZ Datasheet HTML 57Page - Cirrus Logic CS8427-CSZ Datasheet HTML 58Page - Cirrus Logic CS8427-CSZ Datasheet HTML 59Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 60 page
background image
CS8427
DS477F5
55
20. APPENDIX C: PLL FILTER
20.1 General
An on-chip Phase Locked Loop (PLL) is used to re-
cover the clock from the incoming data stream.
Figure 30 is a simplified diagram of the PLL in
these parts. When the PLL is locked to an AES3 in-
put stream, it is updated at each preamble in the
AES3 stream. This occurs at twice the sampling
frequency, FS. When the PLL is locked to ILRCK,
it is updated at FS so that the duty cycle of the input
doesn’t affect jitter.
There are some applications where low jitter in the
recovered clock, presented on the RMCK pin, is
important. For this reason, the PLL has been de-
signed to have good jitter attenuation characteris-
tics, as shown in Figure 33, Figure 34, Figure 35,
and Figure 36. In addition, the PLL has been de-
signed to only use the preambles of the AES3
stream to provide lock update information to the
PLL. This results in the PLL being immune to data
dependent jitter affects because the AES3 pream-
bles do not vary with the data.
The PLL has the ability to lock onto a wide range of
input sample rates with no external component
changes. If the sample rate of the input subse-
quently changes, for example in a varispeed appli-
cation, the PLL will only track up to ±12.5% from
the nominal center sample rate. The nominal cen-
ter sample rate is the sample rate that the PLL first
locks onto upon application of an AES3 data
stream or after enabling the CS8427 clocks by set-
ting the RUN control bit. If the 12.5% sample rate
limit is exceeded, the PLL will return to its wide lock
range mode and re-acquire a new nominal center
sample rate.
Phase
Comparator
and Charge Pump
÷N
VCO
RMCK
INPUT
Crip
Cfilt
Rfilt
Figure 30. PLL Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com