| поискавой системы для электроныых деталей |
|
H5GQ1H24AFR-R0C датащи(PDF) 56 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
H5GQ1H24AFR-R0C датащи(HTML) 56 Page - Hynix Semiconductor |
|
56 / 173 page ![]() This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsability for use of circuits described. No patent licenses are implied. Rev. 1.0 /Nov. 2009 56 H5GQ1H24AFR Low Power Modes (LP2, LP3) Bits A1‐A2 control several low power modes of the GDDR5 SGRAM. The modes are independent of each other. When bit A1 (LP2) is set, the WCK receivers may be turned off during power‐down. When bit A2 (LP3) is set, RDTR, WRTR and LDFF commands are not allowed while a REF command is being executed. PLL Bandwidth The PLL bandwidth may optionally be configured to match system characteristics. Each setting defines a unique combination of ‐3dB corner frequency, peaking frequency and peaking magnitude. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |