| поискавой системы для электроныых деталей |
|
LTC2941CDCB датащи(PDF) 3 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2941CDCB датащи(HTML) 3 Page - Linear Technology |
|
3 / 16 page ![]() LTC2941 3 2941f ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. (Note 2) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Digital Inputs and Digital Outputs VITH Logic Input Threshold, AL/CC, SCL, SDA l 0.3 • VSENSE+ 0.7 • VSENSE+ V VOL Low Level Output Voltage, AL/CC, SDA I = 3mA l 0.4 V IIN Input Leakage, AL/CC, SCL, SDA VIN = VSENSE+/2 l 1μA CIN Input Capacitance, AL/CC, SCL, SDA (Note 7) l 10 pF tPCC Minimum Charge Complete (CC) Pulse Width 1μs I2C Timing Characteristics fSCL(MAX) Maximum SCL Clock Frequency l 400 900 kHz tBUF(MIN) Bus Free Time Between Stop/Start l 1.3 μs tSU,STA(MIN) Minimum Repeated Start Setup Time l 600 ns tHD,STA(MIN) Minimum Hold Time (Repeated) Start Condition l 600 ns tSU,STO(MIN) Minimum Setup Time for Stop Condition l 600 ns tSU,DAT(MIN) Minimum Data Setup Time Input l 100 ns tHD,DATI(MIN) Minimum Data Hold Time Input l 0μs Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All currents into pins are positive, all voltages are referenced to GND unless otherwise specified Note 3: ISUPPLY = ISENSE+ + ISENSE– Note 4: The equivalent charge of an LSB in the accumulated charge registers (C,D) depends on the value of RSENSE and the setting of the internal pre-scaling factor M. It is calculated by: q LSB = 0.085mAh • 50mΩ R SENSE • M 128 See Choosing RSENSE and Coulomb Counter Prescaler M section for more information. 1mAh = 3.6A • s = 3.6C (Coulomb), 0.085mAh = 306mC. Note 5: Deviation of qLSB from its nominal value. Note 6: CB = capacitance of one bus line in pF (10pF ≤ CB ≤ 400pF). Note 7: Guaranteed by design, not subject to test. TIMING DIAGRAM tSU, DAT tSU,STO tSU,STA tBUF tHD,STA tHD,DATO, tHD,DATI tHD,STA START CONDITION STOP CONDITION REPEATED START CONDITION START CONDITION SDA SCL 2941 F01 tof Figure 1. Definition of Timing on I2C Bus |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |