STM32F100XB datasheet(63/84 Pages) STMICROELECTRONICS

номер детали	STM32F100xB

подробное описание детали	Low & medium-density value line, advanced ARM-based 32-bit MCU Low & medium-density value line, advanced ARM-based 32-bit MCU

PDF	84 Pages

Scroll/Zoom	100%

производитель	STMICROELECTRONICS [STMicroelectronics]

домашняя страница	http://www.st.com

Logo

63 / 84 page

STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB

Electrical characteristics

Doc ID 16455 Rev 2

63/84

SPI interface characteristics

Unless otherwise specified, the parameters given in Table 40 are derived from tests

performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

conditions summarized in Table 8.

Refer to Section 5.3.12: I/O port characteristics for more details on the input/output alternate

function characteristics (NSS, SCK, MOSI, MISO).

Table 40.

SPI characteristics(1)

Remapped SPI1 characteristics to be determined.

Symbol

Parameter

Conditions

Min

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode

MHz

Slave mode

tr(SCK)

tf(SCK)

SPI clock rise and fall

time

Capacitive load: C = 30 pF

DuCy(SCK)

SPI slave input clock

duty cycle

Slave mode

tsu(NSS)

(2)

Based on characterization, not tested in production.

NSS setup time

Slave mode

4tPCLK

th(NSS)

(2)

NSS hold time

Slave mode

2tPCLK

tw(SCKH)

(2)

tw(SCKL)

(2)

SCK high and low time

Master mode, fPCLK = 24 MHz,

presc = 4

tsu(MI)

(2)

tsu(SI)

(2)

Data input setup time

Master mode

Slave mode

th(MI)

(2)

Data input hold time

Master mode

th(SI)

(2)

Slave mode

ta(SO)

(2)(3)

Min time is for the minimum time to drive the output and the max time is for the maximum time to validate

the data.

Data output access time Slave mode, fPCLK = 24 MHz

3tPCLK

tdis(SO)

(2)(4)

Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put

the data in Hi-Z

Data output disable time Slave mode

tv(SO)

(2)(1)

Data output valid time

Slave mode (after enable edge)

tv(MO)

(2)(1)

Data output valid time

Master mode (after enable

edge)

th(SO)

(2)

Data output hold time

Slave mode (after enable edge)

th(MO)

(2)

Master mode (after enable

edge)

STM32F100xB датащи(PDF) 63 Page - STMicroelectronics

STM32F100xB датащи(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL