поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ST7575 датащи(PDF) 17 Page - Sitronix Technology Co., Ltd.

номер детали ST7575
подробное описание детали  66 x 102 Dot Matrix LCD Controller/Driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SITRONIX [Sitronix Technology Co., Ltd.]
домашняя страница  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7575 датащи(HTML) 17 Page - Sitronix Technology Co., Ltd.

Back Button ST7575 Datasheet HTML 13Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 14Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 15Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 16Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7575 Datasheet HTML 21Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 51 page
background image
ST7575
Ver 1.3
17/51
2007/09/12
Test Pins
Pin Name
Type
Description
No. of Pins
T0~T8
T
Do NOT use. Reserved for testing.
Must be floating.
9
T11
T
Do NOT use. Reserved for testing.
Must be “L”. Connect to VSS1 for pull-low.
1
T12
T
Do NOT use. Reserved for testing.
Must be “L”. Connect to VSS1 for pull-low.
1
Recommend ITO Resistance
Pin Name
ITO Resistance
T[0:8], VRS, VDX2O
Floating
VDD1, VDD2, VSS1, VSS2
< 100Ω
V0(V0I, V0O, V0S), VG(VGI, VGO, VGS), XV0(XV0I, XV0O, XV0S), VMO
< 300Ω
A0, RWR, ERD, CSB, D[7:0]
*1
< 1KΩ
PS[2:0], OSC
*2, CP, BR, TMX, TMY, T11, T12
< 5KΩ
RESB
*3
< 10KΩ
Note:
1.
If using 3-Line or 4-Line SPI interface with VDD1 less than 2.4V, the SDA signal resistance should be less than 500Ω.
2.
If using internal clock, OSC is connect to VDD1 and the limitation of ITO resistance will be “No Limitation”.
If using external clock, the ITO resistance of OSC should be kept lower than 300Ω to keep the clock signal quality.
3.
To prevent the ESD pulse resetting the internal register, applications should increase the resistance of RESB signal
(add a series resistor or increase ITO resistance). The value is different from modules.
4.
The option setting to be “H” should connect to VDD1.
5.
The option setting to be “L” should connect to VSS1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com