поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EM48AM1684LBA датащи(PDF) 4 Page - Eorex Corporation

номер детали EM48AM1684LBA
подробное описание детали  256Mb (4M횞4Bank횞16) Synchronous DRAM
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EOREX [Eorex Corporation]
домашняя страница  http://www.eorex.com
Logo EOREX - Eorex Corporation

EM48AM1684LBA датащи(HTML) 4 Page - Eorex Corporation

  EM48AM1684LBA Datasheet HTML 1Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 2Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 3Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 4Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 5Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 6Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 7Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 8Page - Eorex Corporation EM48AM1684LBA Datasheet HTML 9Page - Eorex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
eorex
EM48AM1684LBA
Mar. 2009
www.eorex.com
Pin Description (Simplified)
Pin
Name
Function
F2
CLK
(System Clock)
Master clock input (Active on the positive rising edge)
G9
/CS
(Chip Select)
Selects chip when active
F3
CKE
(Clock Enable)
Activates the CLK when “H” and deactivates when “L”.
CKE should be enabled at least one cycle prior to new
command. Disable input buffers for power down in standby.
H7,H8,J8,J7,J3,
J2,H3,H2,H1,G3,
H9,G2,G1
A0~A12
(Address)
Row address (A0 to A12) is determined by A0 to A12 level at
the bank active command cycle CLK rising edge.
CA (CA0 to CA8) is determined by A0 to A8 level at the read or
write command cycle CLK rising edge.
And this column address becomes burst access start address.
A10 defines the pre-charge mode. When A10= High at the
pre-charge command cycle, all banks are pre-charged.
But when A10= Low at the pre-charge command cycle, only the
bank that is selected by BA0/BA1 is pre-charged.
G7,G8
BA0, BA1
(Bank Address)
Selects which bank is to be active.
F8
/RAS
(Row Address Strobe)
Latches Row Addresses on the positive rising edge of the CLK
with /RAS “L”. Enables row access & pre-charge.
F7
/CAS
(Column Address Strobe)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
F9
/WE
(Write Enable)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
F1/E8
UDQM/LDQM
(Data Input/Output Mask)
DQM controls I/O buffers.
A8,B9,B8,C9,C8,
D9,D8,E9,E1,D2,
D1,C2,C1,B2,B1,
A2
DQ0~DQ15
(Data Input/Output)
DQ pins have the same function as I/O pins on a conventional
DRAM.
A9,E7,J9/
A1,E3,J1
VDD/VSS
(Power Supply/Ground)
VDD and VSS are power supply pins for internal circuits.
A7,B3,C7,D3/
A3,B7,C3,D7
VDDQ/VSSQ
(Power Supply/Ground)
VDDQ and VSSQ are power supply pins for the output buffers.
E2
NC
(No Connection)
This pin is recommended to be left No Connection on the
device.
4/18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com