CS8406-CSZ datasheet(26/42 Pages) CIRRUS

26 / 42 page

DS580F5

CS8406

Digital Power (Input) - Digital core power supply. Typically +3.3 V or +5.0 V.

Logic Power (Input) - Input/Output power supply. Typically +3.3 V or +5.0 V.

GND

Ground (Input) - Ground for I/O and core logic.

RST

Reset (Input) - When RST is low, the CS8406 enters a low power mode and all internal states are reset.

On initial power up, RST must be held low until the power supply is stable, and all input clocks are sta-

ble in frequency and phase. This is particularly true in Hardware Mode with multiple CS8406 devices,

where synchronization between devices is important.

H/S

Hardware/Software Control Mode Select (Input) -Determines the method of controlling the operation

of the CS8406, and the method of accessing CS and U data. In Software Mode, device control and CS

and U data access is primarily through the control port, using a microcontroller. To select Software

Mode, this pin should be permanently tied to GND.

TXN

TXP

Differential Line Drivers (Output) - These pins transmit biphase encoded data. The drivers are pulled

low while the CS8406 is in the reset state.

OMCK

Master Clock (Input) - The frequency can be set through the control port registers.

ISCLK

Serial Audio Bit Clock (Input/Output) - Serial bit clock for audio data on the SDIN pin.

ILRCK

Serial Audio Input Left/Right Clock (Input/Output) - Word rate clock for the audio data on the SDIN

pin.

SDIN

Serial Audio Data Port (Input) - Audio data serial input pin.

SDA/CDOUT

Serial Control Data I/O (I²C Mode) / Data Out (SPI) (Input/Output) - In I²C Mode, SDA is the control

I/O data line. SDA is open drain and requires an external pull-up resistor to VL. In SPI Mode, CDOUT is

the output data from the control port interface on the CS8406

SCL/CCLK

Control Port Clock (Input) - Serial control interface clock and is used to clock control data bits into and

out of the CS8406. In I²C Mode, SCL requires an external pull-up resistor to VL.

AD0/CS

Address Bit 0 (I²C Mode) / Control Port Chip Select (SPI) (Input) - A falling edge on this pin puts the

CS8406 into SPI Control Port Mode. With no falling edge, the CS8406 defaults to I²C Mode. In I²C

Mode, AD0 is a chip address pin. In SPI Mode, CS is used to enable the control port interface on the

CS8406

AD1/CDIN

Address Bit 1 (I²C Mode) / Serial Control Data in (SPI) (Input) - In I²C Mode, AD1 is a chip address

pin. In SPI Mode, CDIN is the input data line for the control port interface.

AD2

Address Bit 2 (I²C Mode) (Input) - Determines the AD2 address bit for the control port in I²C Mode,

and should be connected to GND or VL. If SPI Mode is used, the AD2 pin should be connected to either

GND or VL.

RXP

Auxiliary AES3 Receiver Port (Input) - Input for an alternate, already AES3 coded, audio data source.

INT

Interrupt (Output) - Indicates key events during the operation of the CS8406. All bits affecting INT may

be unmasked through bits in the control registers. Indication of the condition(s) that initiated an interrupt

are readable in the control registers. The polarity of the INT output, as well as selection of a standard or

open drain output, is set through a control register. Once set true, the INT pin goes false only after the

interrupt status registers have been read and the interrupt status bits have returned to zero.

TCBL

Transmit Channel Status Block Start (Input/Output) - When operated as output, TCBL is high during

the first sub-frame of a transmitted channel status block, and low at all other times. When operated as

input, driving TCBL high for at least three OMCK clocks will cause the next transmitted sub-frame to be

the start of a channel status block.

User Data (Input) - May optionally be used to input User data for transmission by the AES3 transmitter,

see Figure 4 for timing information. If not driven, a 47 k

Ω pull-down resistor is recommended for the U

pin. If the U pin is driven by a logic level output, a 100

Ω series resistor is recommended.

TSTN

Test In (Input) - This pin is an input used for test purposes. It must be tied to ground for normal operation.

CS8406-CSZ датащи(PDF) 26 Page - Cirrus Logic

CS8406-CSZ датащи(HTML) 26 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

датащи скачать

ссылки URL