ATtiny44 datasheet(52/236 Pages) ATMEL

52 / 236 page

8006H–AVR–10/09

ATtiny24/44/84

• Bit 4– PCIE0: Pin Change Interrupt Enable 0

When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin

change interrupt 0 is enabled. Any change on any enabled PCINT7..0 pin will cause an interrupt.

The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI0 Inter-

rupt Vector. PCINT7..0 pins are enabled individually by the PCMSK0 Register.

9.3.3

GIFR – General Interrupt Flag Register

• Bits 7, 3..0 – Res: Reserved Bits

These bits are reserved and will always read as zero.

• Bit 6 – INTF0: External Interrupt Flag 0

When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set

(one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the cor-

responding Interrupt Vector. The flag is cleared when the interrupt routine is executed.

Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared

when INT0 is configured as a level interrupt.

• Bit 5 – PCIF1: Pin Change Interrupt Flag 1

When a logic change on any PCINT11..8 pin triggers an interrupt request, PCIF1 becomes set

(one). If the I-bit in SREG and the PCIE1 bit in GIMSK are set (one), the MCU will jump to the

corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alter-

natively, the flag can be cleared by writing a logical one to it.

• Bit 4– PCIF0: Pin Change Interrupt Flag 0

When a logic change on any PCINT7..0 pin triggers an interrupt request, PCIF becomes set

(one). If the I-bit in SREG and the PCIE0 bit in GIMSK are set (one), the MCU will jump to the

corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alter-

natively, the flag can be cleared by writing a logical one to it.

9.3.4

PCMSK1 – Pin Change Mask Register 1

• Bits 7, 4– Res: Reserved Bits

These bits are reserved and will always read as zero.

• Bits 3..0 – PCINT11..8: Pin Change Enable Mask 11..8

Each PCINT11..8 bit selects whether pin change interrupt is enabled on the corresponding I/O

pin. If PCINT11..8 is set and the PCIE1 bit in GIMSK is set, pin change interrupt is enabled on

the corresponding I/O pin. If PCINT11..8 is cleared, pin change interrupt on the corresponding

I/O pin is disabled.

Bit

543

0x3A (0x5A

–

INTF0

PCIF1

PCIF0

––

GIFR

Read/Write

R/W

RRR

Initial Value

Bit

0x20 (0x40)

–

PCINT11

PCINT10

PCINT9

PCINT8

PCMSK1

Read/Write

R/W

Initial Value

ATtiny44 датащи(PDF) 52 Page - ATMEL Corporation

ATtiny44 датащи(HTML) 52 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL