ATmega128 datasheet(123/386 Pages) ATMEL

123 / 386 page

123

2467S–AVR–07/09

ATmega128

Compare Match

Output Unit

The Compare Output mode (COMnx1:0) bits have two functions. The waveform generator uses

the COMnx1:0 bits for defining the output compare (OCnx) state at the next compare match.

Secondly the COMnx1:0 bits control the OCnx pin output source. Figure 50 shows a simplified

schematic of the logic affected by the COMnx1:0 bit setting. The I/O registers, I/O bits, and I/O

pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR

and PORT) that are affected by the COMnx1:0 bits are shown. When referring to the OCnx

state, the reference is for the internal OCnx Register, not the OCnx pin. If a system Reset occur,

the OCnx Register is reset to “0”.

Figure 50. Compare Match Output Unit, Schematic

The general I/O port function is overridden by the output compare (OCnx) from the Waveform

Generator if either of the COMnx1:0 bits are set. However, the OCnx pin direction (input or out-

put) is still controlled by the Data Direction Register (DDR) for the port pin. The data direction

on the pin. The port override function is generally independent of the waveform generation

mode, but there are some exceptions. Refer to Table 58, Table 59 and Table 60 for details.

The design of the output compare pin logic allows initialization of the OCnx state before the out-

put is enabled. Note that some COMnx1:0 bit settings are reserved for certain modes of

operation. See “16-bit Timer/Counter Register Description” on page 133.

The COMnx1:0 bits have no effect on the Input Capture unit.

Compare Output Mode

and Waveform

Generation

The waveform generator uses the COMnx1:0 bits differently in normal, CTC, and PWM modes.

For all modes, setting the COMnx1:0 = 0 tells the waveform generator that no action on the

OCnx Register is to be performed on the next compare match. For compare output actions in the

non-PWM modes refer to Table 58 on page 133. For fast PWM mode refer to Table 59 on page

134, and for phase correct and phase and frequency correct PWM refer to Table 60 on page

134.

A change of the COMnx1:0 bits state will have effect at the first compare match after the bits are

written. For non-PWM modes, the action can be forced to have immediate effect by using the

FOCnx strobe bits.

PORT

DDR

OCnx

Waveform

Generator

COMnx1

COMnx0

FOCnx

clk

I/O

ATmega128 датащи(PDF) 123 Page - ATMEL Corporation

ATmega128 датащи(HTML) 123 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL