поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TLE8201R датащи(PDF) 20 Page - Infineon Technologies AG

номер детали TLE8201R
подробное описание детали  Door Module Power IC
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE8201R датащи(HTML) 20 Page - Infineon Technologies AG

Back Button TLE8201R Datasheet HTML 16Page - Infineon Technologies AG TLE8201R Datasheet HTML 17Page - Infineon Technologies AG TLE8201R Datasheet HTML 18Page - Infineon Technologies AG TLE8201R Datasheet HTML 19Page - Infineon Technologies AG TLE8201R Datasheet HTML 20Page - Infineon Technologies AG TLE8201R Datasheet HTML 21Page - Infineon Technologies AG TLE8201R Datasheet HTML 22Page - Infineon Technologies AG TLE8201R Datasheet HTML 23Page - Infineon Technologies AG TLE8201R Datasheet HTML 24Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 45 page
background image
TLE 8201R
Data Sheet Rev. 2.0
20
2006-06-07
4.3.4
Status Register Address selection and Reset
The SPI is using a standard shift-register concept with daisy-chain capability. Any data
transmitted to the SPI will be available to the internal logic part at the end of the SPI
transmission (CSN L -> H). To read a specific register, the address of the register is sent
by the master to the SPI in a first SPI frame. The data that corresponds to this address
is transmitted by the SPI DO during the following (second) SPI frame to the master. The
default address for Status Register transmission after Power-ON Reset is 00.
The Status-Register-Reset command-bit is executed after the next SPI transmission.
The three bits RA_0, RA_1 and SRR act as command to read and reset (or not reset)
the addressed Status-Register. This is also explained in Figure 5.
The TSD status bit is not part of the adressable data but of the address independent
data. When any of the status registers is reset, the TSD bit is reset, too.
Figure 5
Status Register Addressing and Reset
CSN
SI
SO
Com-
ment
Status Register 01 is transferred to
SPI master, but not reset after
transmission
Status Register 10 is transferred to
SPI master, and reset after
transmission
StatReg10 is reset
after CSN
L->H
After Power-ON Reset, Status
Register 00 is sent by default
t
x x x x x
x
x
x
01
0
x x x x x
10
1
x x x x x
x x x x x
x
x
x
x x x x x
x
x
x
01
1
x x x x x



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com