ATmega162V-8AI datasheet(20/22 Pages) ATMEL

20 / 22 page

2513KS–AVR–07/09

ATmega162/V

Renamed and updated “On-chip Debug System” to “JTAG Interface and On-chip

Debug System” on page 46.

Updated Table 18 on page 48 and Table 19 on page 50.

Updated “Test Access Port – TAP” on page 197 regarding JTAGEN.

Updated description for the JTD bit on page 207.

Added note on JTAGEN in Table 99 on page 233.

Updated Absolute Maximum Ratings* and DC Characteristics in “Electrical Character-

istics” on page 264.

Added a proposal for solving problems regarding the JTAG instruction IDCODE in

“Errata” on page 314.

Changes from Rev.

2513C-09/02 to

Rev. 2513D-04/03

Updated the “Ordering Information” on page 310 and “Packaging Information” on

page 311.

Updated “Features” on page 1.

Added characterization plots under “ATmega162 Typical Characteristics” on page

275.

Added Chip Erase as a first step under “Programming the Flash” on page 260 and

“Programming the EEPROM” on page 262.

Changed CAL7, the highest bit in the OSCCAL Register, to a reserved bit on page 39

and in “Register Summary” on page 304.

Changed CPCE to CLKPCE on page 41.

Corrected code examples on page 55.

Corrected OCn waveforms in Figure 52 on page 120.

Various minor Timer1 corrections.

10. Added note under “Filling the Temporary Buffer (Page Loading)” on page 224 about

writing to the EEPROM during an SPM Page Load.

11. Added section “EEPROM Write During Power-down Sleep Mode” on page 24.

12. Added information about PWM symmetry for Timer0 on page 98 and Timer2 on page

147.

13. Updated Table 18 on page 48, Table 20 on page 50, Table 36 on page 77, Table 83 on

page 205, Table 109 on page 247, Table 112 on page 267, and Table 113 on page 268.

14. Added Figures for “Absolute Maximum Frequency as a function of VCC, ATmega162”

on page 266.

ATmega162V-8AI датащи(PDF) 20 Page - ATMEL Corporation