поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68HC11CPU датащи(PDF) 12 Page - Motorola, Inc

номер детали M68HC11CPU
подробное описание детали  Single-Chip Microcontrollers (AMCU)
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

M68HC11CPU датащи(HTML) 12 Page - Motorola, Inc

Back Button M68HC11CPU Datasheet HTML 8Page - Motorola, Inc M68HC11CPU Datasheet HTML 9Page - Motorola, Inc M68HC11CPU Datasheet HTML 10Page - Motorola, Inc M68HC11CPU Datasheet HTML 11Page - Motorola, Inc M68HC11CPU Datasheet HTML 12Page - Motorola, Inc M68HC11CPU Datasheet HTML 13Page - Motorola, Inc M68HC11CPU Datasheet HTML 14Page - Motorola, Inc M68HC11CPU Datasheet HTML 15Page - Motorola, Inc M68HC11CPU Datasheet HTML 16Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 31 page
background image
Motorola Master Selection Guide
Single-Chip Microcontrollers (AMCU)
2.6–12
Modular Microcontrollers
Modular microcontrollers are another of the innovations
that make Motorola a leader in single–chip control systems.
Modular controllers are built up from standard modules that
interface via a common intermodule bus (IMB). The modular
concept allows rapid design and manufacture of controllers
tailored for specific applications.
Intermodule Bus Peripherals
Each modular microcontroller incorporates a state–of–the
art pipelined CPU module, a sophisticated integration module,
and
a
number
of
special–purpose
modules.
The
rapidly–growing library of special–purpose modules includes
programmable timers, serial communication interfaces,
analog–to–digital converters, and a variety of memory
modules.
Central Processing Units
CPU16
• 16–Bit Architecture
• Full Set of 16–Bit Instructions
• Three 16–Bit Index Registers
• Two 16–Bit Accumulators
• One Megabyte of Program Memory and One Megabyte
of Data Memory
• Source code compatible with the M68HC11 CPU
• Control–Oriented Digital Signal Processing Capability
• High–Level Language Support
• Fast Interrupt Response Time
• Fully Static Implementation
• Low Power Stop Operation
• Background Debugging Mode
• Hardware Breakpoint Signal
CPU32
• 32–Bit Internal Data Path and Arithmetic Hardware
• 32–Bit Internal Address Bus – 24–Bit External Address Bus
• Eight 32–Bit General–Purpose Data Registers
• Seven 32–Bit General–Purpose Address Registers
• Separate User and Supervisor Stack Pointers and
Address Spaces
• Separate Program and Data Address Spaces
• Virtual Memory Implementation
• Enhanced Addressing Modes
• Object Code Compatible with M68000 Family
• Improved Exception Handling for Controller Applications
• Rich Instruction Set
• Fully Static Implementation
• Low Power Stop Operation
• Background Debugging Mode
• Hardware and Software Breakpoints
• Trace on Change of Flow
Integration Modules
System Integration Module (SIM)
• Manages controller internal and external bus interfaces
• Provides device interrupt arbitration
• Spurious interrupt monitor
• Twelve programmable chip–select outputs
• Watchdog timer, clock monitor, and bus monitor
• PLL clock synthesizer
Single–Chip Integration Module (SCIM)
• Manages controller internal and external bus interfaces
• Provides device interrupt arbitration
• Spurious interrupt monitor
• Single–chip operation with address and data bus pins
configured as I/O ports
• Optional Fully or Partially–expanded bus operation
• Nine general–purpose chip select outputs
• Emulation mode chip–select outputs can be used to
address a port replacement unit and external emulation
RAM
• Watchdog timer, clock monitor, and bus monitor
• PLL clock synthesizer
• Interrupt request inputs can be configured for edge or
level detection
• Reduced pin SCIM (RPSCIM) available with 5 chip selects
Timers
Time Processor Unit (TPU)
• On–chip microengine dedicated to high–speed timing tasks
• Two independent 16–bit counters used as basis for
timing tasks
• Real–time task scheduler
• Executes a programmed series of functions to perform
complex tasks
• Each of 16 orthogonal channels can perform available
time functions
• Functions contained in dedicated control store or in
MCU RAM
• TPU communicates to CPU via dual port RAM
General Purpose Timer (GPT)
• Two 16–bit free–running counters
• Three input capture channels
• Four output compare channels
• One input capture/output compare channel
• One pulse accumulator/event counter input
• Two pulse–width modulation outputs
• Pulse accumulator input
Configurable Timer Module (CTM)
• Modular timer system combining different configurations
of timer submodules:
• CPSM–6 TAP counter prescaler
• FCSM–16–bit free running up counter
• MCSM–16–bit modulus up counter
• SASM–(Single Action) two I/O pins for 16–bit input
capture or output compare functions
• DASM–(Dual Action) one I/O pin for 16–bit I/C, O/C,
PWM, or output function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com