P r o d u c t I n n o v a t i o n F r o m

PA84M/883

PA84MU

1

PA84M/883

SG

PARAMETER

SYMBOL TEMP. POWER

TEST CONDITIONS

MIN

MAX

UNITS

1

Quiescent Current

I

Q

25°C

±150V

V

7.5

mA

1

Input Offset Voltage

V

OS

25°C

±150V

V

3

mV

1

Input Offset Voltage

V

OS

25°C

±15V

V

5.7

mV

1

Input Bias Current, +IN

+I

B

25°C

±150V

V

50

pA

1

Input Bias Current, –IN

–I

B

25°C

±150V

V

50

pA

1

Input Offset Current

I

OS

25°C

±150V

V

50

pA

3

Quiescent Current

I

Q

–55°C

±150V

V

9.5

mA

3

Input Offset Voltage

V

OS

–55°C

±150V

V

5

mV

3

Input Offset Voltage

V

OS

–55°C

±15V

V

7.7

mV

3

Input Bias Current, +IN

+I

B

–55°C

±150V

V

50

pA

3

Input BiasCurrent, –IN

–I

B

–55°C

±150V

V

50

pA

3

Input Offset Current

I

OS

–55°C

±150V

V

50

pA

2

Quiescent Current

I

Q

125°C

±150V

V

9.5

mA

2

Input Offset Voltage

V

OS

125°C

±150V

V

5.5

mV

2

Input Offset Voltage

V

OS

125°C

±15V

V

8.2

mV

2

Input Bias Current, +IN

+I

B

125°C

±150V

V

10

nA

2

Input Bias Current, –IN

–I

B

125°C

±150V

V

10

nA

2

Input Offset Current

I

OS

125°C

±150V

V

10

nA

4

Output Voltage, I

V

O

25°C

±47V

R

40

V

4

Output Voltage, I

V

O

25°C

±150V

R

143

V

4

Output Voltage, I

V

O

25°C

± 80V

R

75

V

4

Current Limits

I

CL

25°C

± 20V

R

36

70

mA

4

Stability/Noise

E

N

25°C

±150V

R

1

mV

4

Slew Rate

SR

25°C

±150V

R

100

600

V/µs

4

Open Loop Gain

A

OL

25°C

±150V

R

100

dB

4

Common Mode Rejection

CMR

25°C

±32.5V

R

90

dB

6

Output Voltage, I

V

O

–55°C

±47V

R

40

V

6

Output Voltage, I

V

O

–55°C

±150V

R

143

V

6

Output Voltage, I

V

O

–55°C

±80V

R

75

V

6

Stability/Noise

E

N

–55°C

±150V

R

1

mV

6

Slew Rate

SR

–55°C

±150V

R

100

600

V/µs

6

Open Loop Gain

A

OL

–55°C

±150V

R

100

dB

6

Common Mode Rejection

CMR

-55°C

±32.5V

R

90

dB

5

Output Voltage, I

V

O

125°C

±37V

R

30

V

5

Output Voltage, I

V

O

125°C

±150V

R

143

V

5

Output Voltage, I

V

O

125°C

±80V

R

75

V

5

Stability/Noise

E

N

125°C

±150V

R

1

mV

5

Slew Rate

SR

125°C

±150V

R

100

600

V/µs

5

Open Loop Gain

A

OL

125°C

±150V

R

100

dB

5

Common Mode Rejection

CMR

125°C

±32.5V

R

90

dB

BURN IN CIRCUIT

100KΩ

100KΩ

+50V

–50V

5

6

2

1

7

60Ω

**

*

U.U.T

*

*

These components are used to stabilize device due

to poor high frequency characteristics of burn in

board.

** Input signals are calculated to result in internal power

dissipation of approximately 2.1W at case temperature

= 125°C.

Table 4 Group A Inspection

PA84M/883

P r o d u c t I n n o v a t i o n F r o m

Copyright © Cirrus Logic, Inc. 2009

(All Rights Reserved)

http://www.cirrus.com

SEP 2009

APEX − PA84MUREVH