поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS2000-CP датащи(PDF) 16 Page - Cirrus Logic

номер детали CS2000-CP
подробное описание детали  Fractional-N Clock Synthesizer & Clock Multiplier
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS2000-CP датащи(HTML) 16 Page - Cirrus Logic

Back Button CS2000-CP_09 Datasheet HTML 12Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 13Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 14Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 15Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 16Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 17Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 18Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 19Page - Cirrus Logic CS2000-CP_09 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
CS2000-CP
16
DS761F1
Regardless of the setting of the ClkSkipEn bit the PLL output will continue for 223 SysClk cycles (466 ms
to 1048 ms) after CLK_IN is removed (see Figure 13). This is true as long as CLK_IN does not glitch or
have an effective change in period as the clock source is removed, otherwise the PLL will interpret this as
a change in frequency causing clock skipping and the 223 SysClk cycle time-out to be bypassed and the
PLL to immediately unlock. If the prior conditions are met while CLK_IN is removed and 223 SysClk cycles
pass, the PLL will unlock and the PLL_OUT state will be determined by the ClkOutUnl bit; See “PLL Clock
Output” on page 23. If CLK_IN is re-applied after such time, the PLL will remain unlocked for the specified
time listed in the “AC Electrical Characteristics” on page 8 after which lock will be acquired and the PLL
output will resume.
If it is expected that CLK_IN will be removed and then reapplied within 223 SysClk cycles but later than
tCS, the ClkSkipEn bit should be disabled. If it is not disabled, the device will behave as shown in
Figure 14; note that the lower figure shows that the PLL output frequency may change and be incorrect
without an indication of an unlock condition.
Figure 13. CLK_IN removed for > 223 SysClk cycles
CLK_IN
PLL_OUT
UNLOCK
ClkSkipEn=0 or 1
ClkOutUnl=0
Lock Time
CLK_IN
PLL_OUT
UNLOCK
ClkSkipEn=0 or 1
ClkOutUnl=1
Lock Time
= invalid clocks
223 SysClk cycles
223 SysClk cycles
CLK_IN
PLL_OUT
UNLOCK
ClkSkipEn=0 or 1
ClkOutUnl=0
Lock Time
CLK_IN
PLL_OUT
UNLOCK
ClkSkipEn=0 or 1
ClkOutUnl=1
Lock Time
tCS
tCS
= invalid clocks
CLK_IN
PLL_OUT
UNLOCK
ClkSkipEn= 1
ClkOutUnl=1
Lock Time
tCS
= invalid clocks
223 SysClk cycles
223 SysClk cycles
223 SysClk cycles
Figure 14. CLK_IN removed for < 223 SysClk cycles but > tCS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com