| поискавой системы для электроныых деталей |
|
ASMP5P23S04A датащи(PDF) 8 Page - PulseCore Semiconductor |
|
|
|||||||||||||||||||||||||||||
ASMP5P23S04A датащи(HTML) 8 Page - PulseCore Semiconductor |
|
8 / 15 page ![]() November 2006 ASM5P23S04A rev 1.4 3.3 ‘SpreadTrak’ Zero Delay Buffer 8 of 15 Notice: The information in this document is subject to change without notice. Switching Characteristics for ASM5I23S04A Industrial Temperature Devices Parameter Description Test Conditions Min Typ Max Unit t1 Output Frequency 30 pF load, All devices 15 100 MHz t1 Output Frequency 20 pF load, -1H, -2H devices 15 133 MHz t1 Output Frequency 15 pF load, -1 and -2 devices 15 133 MHz Duty Cycle 8 = (t2 / t1) * 100 (-1, -2, -1H, -2H) Measured at 1.4V, FOUT = <66.66 MHz 30 pF load 40.0 50.0 60.0 % Duty Cycle 8= (t2 / t1) * 100 (-1, -2, -1H, -2H) Measured at 1.4V, FOUT = <50 MHz 15 pF load 45.0 50.0 55.0 % t3 Output Rise Time 8 (-1, -2) Measured between 0.8V and 2.0V 30 pF load 2.50 nS t3 Output Rise Time 8 (-1, -2) Measured between 0.8V and 2.0V 15 pF load 1.50 nS t3 Output Rise Time 8 (-1H, -2H) Measured between 0.8V and 2.0V 30 pF load 1.50 nS t4 Output Fall Time 8 (-1, -2) Measured between 2.0V and 0.8V 30 pF load 2.50 nS t4 Output Fall Time 8 (-1, -2) Measured between 2.0V and 0.8V 15 pF load 1.50 nS t4 Output Fall Time 8 (-1H, -2H) Measured between 2.0V and 0.8V 30 pF load 1.25 nS Output-to-output skew on same bank (- 1, -2) 8 All outputs equally loaded 200 Output-to-output skew (-1H, -2H) All outputs equally loaded 200 Output bank A -to- output bank B skew (-1, -2H) All outputs equally loaded 200 t5 Output bank A -to- output bank B skew (-2) All outputs equally loaded 400 pS t6 Delay, REF Rising Edge to FBK Rising Edge 8 Measured at VDD /2 0 ±250 pS t7 Device-to-Device Skew 8 Measured at VDD/2 on the FBK pins of the device 0 500 pS t8 Output Slew Rate 8 Measured between 0.8V and 2.0V using Test Circuit #2 1 V/nS Measured at 66.67 MHz, loaded outputs,15 pF load 180 Measured at 66.67 MHz, loaded outputs, 30 pF load 200 tJ Cycle-to-cycle jitter 8 (-1, -1H, -2H) Measured at 133 MHz, loaded outputs, 15 pF load 100 pS Measured at 66.67 MHz, loaded outputs, 30 pF load 400 tJ Cycle-to-cycle jitter 8 (-2) Measured at 66.67 MHz, loaded outputs, 15 pF load 380 pS tLOCK PLL Lock Time 8 Stable power supply, valid clock presented on REF and FBK pins 1.0 mS Note: 8. Parameter is guaranteed by design and characterization. Not 100% tested in production. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |