S12SCIV2D datasheet(3/138 Pages) MOTOROLA

3 / 138 page

MC9S12DT128 Device User Guide — V02.09

V02.02

08 Mar

2002

08 Mar

2002

Changed XCLKS to PE7 in Table 2-2

Updated device part numbers in Figure 2-1

Updated BDM clock in Figure 3-1

Removed SIM description in overview & nUPOSC spec in Table A-15

Updated electrical spec of VDD & VDDPLL (Table A-4), IOL/IOH

(Table A-6), CINS (Table A-9), CIN (Table A-6 & A-15),

Updated interrupt pulse timing variables in Table A-6

Updated device part numbers in Figure 2-1

Added document numbers on cover page and Table 0-2

V02.03

14 Mar

2002

14 Mar

2002

Cleaned up Fig. 1-1, 2-1

Updated Section 1.5 descriptions

Corrected PE assignment in Table 2-2, Fig. 2-5,6,7.

Corrected NVM sizes in Sections 16, 17

Added IREF spec for 1ATD in Table A-8

Added Blank Check in A.3.1.5 and Table A-11

Updated CRG spec in Table A-15

V02.04

16 Aug

2002

16 Aug

2002

Added:

Pull-up columns to signal table,

Example for PLL Filter calculation,

Thermal values for junction to board and package,

BGND pin pull-up

Part Order Information

Global Register Table

Chip Conﬁguration Summary

Device speciﬁc info on CRG

Modiﬁed:

Reduced Wait and Run IDD values

Mode of Operation chapter

Changed leakage current for ADC inputs down to +-1uA

Minor modiﬁcation of PLL frequency/ voltage gain values

Corrected:

Pin names/functions on 80 pin packages

Interrupt vector table enable register inconsistencies

PCB layout for 80QFP VREGEN position

V02.05

12 Sep

2002

12 Sep

2002

Corrected:

V02.06

06 Nov

2002

06 Nov

2002

Removed document order no. from Revision History pages

Renamed "Preface" section to "Derivative Differences and

Document references". Added details for derivatives missing

CAN0/1/4, BDLC, IIC and/or Byteﬂight

Added 2L40K mask set in section 1.6

Added OSC User Guide in Preface, “Document References”

Added oscillator clock connection to BDM in S12_CORE in ﬁg 3-1

Corrected several register and bit names in “Local Enable” column

of Table 5.1 Interrupt Vector Locations

Section HCS12 Core Block Description: mentioned alternate clock

of BDM to be equivalent to oscillator clock

Added new section: “Oscillator (OSC) Block Description”

Corrected in footnote of Table "PLL Characteristics": fOSC = 4MHz

Version

Number

Revision

Date

Effective

Date

Author

Description of Changes

S12SCIV2D датащи(PDF) 3 Page - Motorola, Inc

S12SCIV2D датащи(HTML) 3 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL