TLC320AC01C datasheet(13/90 Pages) TI

13 / 90 page

1–7

A Register

(8 bits)

Divide by 2

576 kHz

B Register

(8 bits)

Divide by 4

1.296 MHz

2.592 MHz

5.184 MHz

10.368 MHz

MCLK

Processor

SCLK

A Register + A

′ Register

(8 bits)

2s Complement

Program Divide

A Counter

(8 bits)

B Counter

288 kHz

FCLK [low-pass filter and

(sin x)/x filter clock]

Conversion

Rate

Single, A-Counter

Period

One-Shot

Phase Shift

Normal

Control

Figure 1–1. Control Flow Diagram

Table 1–1. Operating Frequencies

FCLK

(kHz)

LOW-PASS FILTER

BANDWIDTH

(kHz)

B REGISTER CONTENTS

(Program No. of Filter Clocks)

(Decimal)

CONVERSION

RATE

(kHz)

HIGH-PASS

POLE FREQUENCY

(Hz)

144

3.6

20 (see Note 1)

10 (see Note 2)

7.2

9.6

14.4

288

7.2

20 (see Note 1)

10 (see Notes 2 and 3)

14.4

19.2

28.8

144

432

10.8

20 (see Note 1)

15 (see Note 3)

10 (see Notes 2 and 3)

21.6

28.8

43.2

108

120

144

216

NOTES:

1. The B register can be programmed for values greater than 20; however, since the sample rate is lower than

7.2 kHz and the internal filter remains at 3.6 kHz, an external antialiasing filter is required.

2. When the B register is programmed for a value less than 10, the ADC and the DAC conversions are not

completed before the next frame-sync signal and the results are in error.

3. The maximum sampling rate for the ADC channel is 43.2 kHz. The maximum rate for the DAC channel is

25 kHz.

TLC320AC01C датащи(PDF) 13 Page - Texas Instruments

TLC320AC01C датащи(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL