поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AI4100 датащи(PDF) 7 Page - A1 PROs co., Ltd.

номер детали AI4100
подробное описание детали  CCD CDS/PGA/10b-20M-ADC
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  A1PROS [A1 PROs co., Ltd.]
домашняя страница  http://www.a1pros.co.kr
Logo A1PROS - A1 PROs co., Ltd.

AI4100 датащи(HTML) 7 Page - A1 PROs co., Ltd.

Back Button AI4100 Datasheet HTML 3Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 4Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 5Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 6Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 7Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 8Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 9Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 10Page - A1 PROs co., Ltd. AI4100 Datasheet HTML 11Page - A1 PROs co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 18 page
background image
The Ai4100 has a high speed black level cancellation
function, which by means of a register setting enhances the
setting speed within a fixed period from access to the serial
interface, It increases the gain of the setting DAC within a
f i x e d a fixed p e riod a n d in turn increases th e
charge/discharge current to the OBCAP capacitor.
The Mode 3 register D3 to D0 data controls the black level
boost function. The default setting is always low gain
High-speed Black Level Cancellation
(D3~D0-5’b0). By setting the register D2~D0, the gain
becomes high by 1 to 7 times that of the OBP pulse period
after any access to the serial interface. After that period, the
gain returns to low. When setting D3 to 1’b1, the gain is
always high. The CSN signal becomes the starting point of
the OBP pulse count.
The following figure shows the black loop setting gain boost
timing chart when the boost controls is on (D3=“0”) and the
boost period is set to 3.
The total gain for a CCD input signal covers from -1.94dB to
36dB. The CDS range is 0/6/12/-1.94 dB. The PGA rough is
0/6/12/18 dB and ADC fine is 0 to 6dB, 0.047dB/step. The
CDS gain is controlled by a 2-bit register and the PGA gain is
controlled by a 9-bit register
Gain Control Circuit
ㆍThe signal from the CCDIN input through a CDS and PGA
ㆍThe signal from the ADIN input through an PGA at the
ADIN mode.
ㆍThe signal from the ADIN input at the ADIN mode.
The Ai4100 includes one 20MHz 10-bits AD converter. The
ADC converters the following signals.
A/D Converter Circuit
The analog input range of the ADC is determined by the
internal reference voltage. The full scale of the ADC is 1.0
VPP
A/D Conversion Range
Symbol
Parameter
Condition
Min.
Typ.
Max.
Unit
tSUCS
CSN Setup Time
-
10
-
-
ns
tHCS
CSN Hold Time
-
10
-
-
ns
7
A
i4100
High gain
CSN
OBP
Counter
Black loop
gain
1
2
3
0
31
2
01
2
0
High gain
Low gain
tSUCS
tHCS
Black Loop Setting Gain Boost Timing
Black Level Calibration Timing
Blanking
CCD
ADCLK
OBP
OBCAP
Effective Pixel
Signal
Blanking
Optical Black Period
Effective Pixel
Signal
Resulting Black
Calibration Level
(Hold)
Previous Black
Level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com