 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PCI1450 датащи(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCI1450 датащи(HTML) 21 Page - Texas Instruments |
|
|
21 / 132 page  PCI1450 GFN/GJG PC CARD CONTROLLER SCPS044 – SEPTEMBER 1998 21 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 terminal functions (continued) Table 15. CardBus PC Card Address and Data (slots A and B) TERMINAL GFN NO. GJG NO. I/O FUNCTION NAME SLOT A† SLOT B‡ SLOT A† SLOT B‡ TYPE FUNCTION CAD31 CAD30 CAD29 CAD28 CAD27 CAD26 CAD25 CAD24 CAD23 CAD22 CAD21 CAD20 CAD19 CAD18 CAD17 CAD16 CAD15 CAD14 CAD13 CAD12 CAD11 CAD10 CAD9 CAD8 CAD7 CAD6 CAD5 CAD4 CAD3 CAD2 CAD1 CAD0 W8 Y7 W7 V7 Y6 U5 V4 W4 W3 W2 V3 V2 T4 V1 U2 M4 M2 M3 L4 M1 L3 L2 L1 K3 J1 J4 J3 H2 H1 G1 H3 G2 B7 C8 B8 A8 D9 C11 B11 A12 C12 A13 B13 A14 C14 A15 B15 C18 C19 B20 E17 D18 C20 D19 E18 E19 G17 G18 F19 G19 F20 H18 G20 H19 W8 W7 V7 R7 P7 W4 V3 W3 V2 U2 T4 T1 R2 R1 P6 L2 L6 L1 K2 K4 K1 K6 J5 J1 H4 H6 H1 G1 G4 G6 G5 F2 E8 B8 F8 E9 D9 E11 B11 A11 E12 B12 A12 A13 E13 F13 A14 D16 D18 C19 E16 D19 E18 E19 F15 F18 G14 G19 G18 H15 G13 H18 H16 H19 I/O PC Card address and data. These signals make up the multiplexed CardBus address and data bus on the CardBus interface. During the address phase of a CardBus cycle, CAD31–CAD0 contain a 32-bit address. During the data phase of a CardBus cycle, CAD31–CAD0 contain data. CAD31 is the most-significant bit. CC/BE3 CC/BE2 CC/BE1 CC/BE0 Y2 T3 N1 K1 B12 D14 B19 D20 W2 P4 L4 J2 D11 D14 C18 F16 I/O CardBus bus commands and byte enables. CC/BE3–CC/BE0 are multiplexed on the same CardBus terminals. During the address phase of a CardBus cycle, CC/BE3–CC/BE0 defines the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry meaningful data. CC/BE0 applies to byte 0 (CAD7–CAD0), CC/BE1 applies to byte 1 (CAD15–CAD8), CC/BE2 applies to byte 2 (CAD23–CAD8), and CC/BE3 applies to byte 3 (CAD31–CAD24). CPAR N3 A19 M1 B18 I/O CardBus parity. In all CardBus read and write cycles, the PCI1450 calculates even parity across the CAD and CC/BE buses. As an initiator during CardBus cycles, the PCI1450 outputs CPAR with a one-CCLK delay. As a target during CardBus cycles, the calculated parity is compared to the initiator’s parity indicator; a compare error results in a parity error assertion. † Terminal name for slot A is preceded with A_. For example, the full name for terminal N3 is A_CPAR. ‡ Terminal name for slot B is preceded with B_. For example, the full name for terminal A19 is B_CPAR. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
