PCI1225 datasheet(21/131 Pages) TI

21 / 131 page

PCI1225 GHK/PDV

PC CARD CONTROLLERS

SCPS035B – MAY 1998 – REVISED – MAY 2000

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions (Continued)

CardBus PC Card interface control (slots A and B)

TERMINAL

PIN NUMBER

I/O

FUNCTION

NAME

SLOT A†

SLOT B‡

I/O

TYPE

FUNCTION

NAME

PDV

GHK

PDV

GHK

CAUDIO

137

J15

CardBus audio. CAUDIO is a digital input signal from a PC Card to the system

speaker. The PCI1225 supports the binary audio mode and outputs a binary signal

from the card to SPKROUT.

CBLOCK

107

P15

I/O

CardBus lock. CBLOCK is used to gain exclusive access to a target.

CCD1

V11

CardBus detect 1 and CardBus detect 2. CCD1 and CCD2 are used in conjunction

ith CVS1

d CVS2 t id

tif

d i

d i t

d t d t

CCD1

CCD2

140

V11

H17

with CVS1 and CVS2 to identify card insertion and interrogate cards to determine the

operating voltage and card type.

CDEVSEL

111

P17

I/O

CardBus device select. The PCI1225 asserts CDEVSEL to claim a CardBus cycle as

the target device. As a CardBus initiator on the bus, the PCI1225 monitors CDEVSEL

until a target responds. If no target responds before timeout occurs, the PCI1225

terminates the cycle with an initiator abort.

CFRAME

116

N17

I/O

CardBus cycle frame. CFRAME is driven by the initiator of a CardBus bus cycle.

CFRAME is asserted to indicate that a bus transaction is beginning, and data

transfers continue while this signal is asserted. When CFRAME is deasserted, the

CardBus bus transaction is in the final data phase.

CGNT

110

R19

CardBus bus grant. CGNT is driven by the PCI1225 to grant a CardBus PC Card

access to the CardBus bus after the current data transaction has been completed.

CINT

135

J17

CardBus interrupt. CINT is asserted low by a CardBus PC Card to request interrupt

servicing from the host.

CIRDY

115

M14

I/O

CardBus initiator ready. CIRDY indicates the ability of the CardBus initiator to

complete the current data phase of the transaction. A data phase is completed on a

rising edge of CCLK when both CIRDY and CTRDY are asserted. Until CIRDY and

CTRDY are both sampled asserted, wait states are inserted.

CPERR

108

N14

I/O

CardBus parity error. CPERR is used to report parity errors during CardBus

transactions, except during special cycles. It is driven low by a target two clocks

following that data when a parity error is detected.

CREQ

127

L14

CardBus request. CREQ indicates to the arbiter that the CardBus PC Card desires

use of the CardBus bus as an initiator.

CSERR

136

J14

CardBus system error. CSERR reports address parity errors and other system errors

that could lead to catastrophic results. CSERR is driven by the card synchronous to

CCLK, but deasserted by a weak pullup, and may take several CCLK periods. The

PCI1225 can report CSERR to the system by assertion of SERR on the PCI interface.

CSTOP

109

R18

I/O

CardBus stop. CSTOP is driven by a CardBus target to request the initiator to stop

the current CardBus transaction. CSTOP is used for target disconnects, and is

commonly asserted by target devices that do not support burst data transfers.

CSTSCHG

138

H19

CardBus status change. CSTSCHG is used to alert the system to a change in the card

status, and is used as a wake-up mechanism.

CTRDY

114

P19

I/O

CardBus target ready. CTRDY indicates the ability of the CardBus target to complete

the current data phase of the transaction. A data phase is completed on a rising edge

of CCLK, when both CIRDY and CTRDY are asserted; until this time, wait states are

inserted.

CVS1

134

J18

I/O

CardBus voltage sense 1 and CardBus voltage sense 2. CVS1 and CVS2 are used

in conjunction with CCD1 and CCD2 to identify card insertion and interrogate cards

CVS1

CVS2

134

122

J18

M19

I/O

in conjunction with CCD1 and CCD2 to identify card insertion and interrogate cards

to determine the operating voltage and card type.

† Terminal name for slot A is preceded with A_. For example, the full name for terminals 137 and J15 is A_CAUDIO.

‡ Terminal name for slot B is preceded with B_. For example, the full name for terminals 71 and W9 is B_CAUDIO.

PCI1225 датащи(PDF) 21 Page - Texas Instruments

PCI1225 датащи(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL